• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

Two-step digit-set-restricted modified signed-digit addition-subtraction algorithm and its optoelectronic implementation.

作者信息

Qian F, Li G, Ruan H, Jing H, Liu L

机构信息

Shanghai Institute of Optics and Fine Mechanics, Academica Sinica, P.O. Box 800-211, Shanghai 201800, China.

出版信息

Appl Opt. 1999 Sep 10;38(26):5621-30. doi: 10.1364/ao.38.005621.

DOI:10.1364/ao.38.005621
PMID:18324073
Abstract

A novel, to our knowledge, two-step digit-set-restricted modified signed-digit (MSD) addition-subtraction algorithm is proposed. With the introduction of the reference digits, the operand words are mapped into an intermediate carry word with all digits restricted to the set {1, 0} and an intermediate sum word with all digits restricted to the set {0, 1}, which can be summed to form the final result without carry generation. The operation can be performed in parallel by use of binary logic. An optical system that utilizes an electron-trapping device is suggested for accomplishing the required binary logic operations. By programming of the illumination of data arrays, any complex logic operations of multiple variables can be realized without additional temporal latency of the intermediate results. This technique has a high space-bandwidth product and signal-to-noise ratio. The main structure can be stacked to construct a compact optoelectronic MSD adder-subtracter.

摘要

相似文献

1
Two-step digit-set-restricted modified signed-digit addition-subtraction algorithm and its optoelectronic implementation.
Appl Opt. 1999 Sep 10;38(26):5621-30. doi: 10.1364/ao.38.005621.
2
Compact parallel optical modified-signed-digit arithmetic-logic array processor with electron-trapping device.具有电子俘获器件的紧凑型并行光学修正符号数算术逻辑阵列处理器。
Appl Opt. 1999 Aug 10;38(23):5039-45. doi: 10.1364/ao.38.005039.
3
Optoelectronic butterfly interconnection architecture of modified signed-digit arithmetic systems: fully parallel adder and subtracter.
Appl Opt. 1994 Oct 10;33(29):6755-61. doi: 10.1364/AO.33.006755.
4
Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor.使用光电共享内容可寻址存储器处理器的并行修正符号数运算
Appl Opt. 1994 Jun 10;33(17):3647-62. doi: 10.1364/AO.33.003647.
5
Symbolic substitution modified signed-digit optical adder.符号替换改进型符号位光学加法器。
Appl Opt. 1994 Mar 10;33(8):1498-506. doi: 10.1364/AO.33.001498.
6
Algorithms for optoelectronic implementation of modified signed-digit division, square-root, logarithmic, and exponential functions.用于改进符号数除法、平方根、对数和指数函数的光电实现算法。
Appl Opt. 2001 Mar 10;40(8):1236-43. doi: 10.1364/ao.40.001236.
7
Modified signed-digit arithmetic based on redundant bit representation.基于冗余位表示的修正符号数算术运算。
Appl Opt. 1994 Sep 10;33(26):6146-56. doi: 10.1364/AO.33.006146.
8
Carry-free vector-matrix multiplication on a dynamically reconfigurable optical platform.在动态可重构光学平台上进行无进位向量矩阵乘法。
Appl Opt. 2010 Apr 20;49(12):2352-62. doi: 10.1364/AO.49.002352.
9
Parallel optical negabinary arithmetic based on logic operations.基于逻辑运算的并行光学负二进制算术
Appl Opt. 1997 Feb 10;36(5):1011-6. doi: 10.1364/ao.36.001011.
10
Two-stage modified signed-digit optical computing by spatial data encoding and polarization multiplexing.基于空间数据编码和偏振复用的两阶段修正符号位光学计算
Appl Opt. 1995 Feb 10;34(5):793-802. doi: 10.1364/AO.34.000793.