• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

一种具有高电源抑制比的纳米级低功耗无电阻电压基准。

A Nanoscale Low-Power Resistorless Voltage Reference with High PSRR.

作者信息

Zhou Zekun, Cao Jianwen, Wang Yunkun, Shi Yue, Wang Zhuo, Zhang Bo

机构信息

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, Sichuan, China.

College of Communication Engineering, Chengdu University of Information Technology, Chengdu, 610225, China.

出版信息

Nanoscale Res Lett. 2019 Jan 24;14(1):33. doi: 10.1186/s11671-019-2864-7.

DOI:10.1186/s11671-019-2864-7
PMID:30680579
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC6346697/
Abstract

In this paper, a nano-watt resistorless subthreshold voltage reference with high-power supply rejection ratio (PSRR) is presented. A self-biased MOS voltage divider is proposed to provide bias current for whole voltage reference, which is a positive temperature coefficient (TC) current containing threshold voltage characteristics. By injecting the generated current into a transistor with a different threshold voltage, a delta threshold voltage with a greatly reduced negative TC is realized and temperature-compensated by a generated positive TC item at the same time. Therefore, a temperature-stable voltage reference is achieved in the proposed compacted method with low power consumption and high PSRR. Verification results with 65-nm CMOS technology demonstrate that the minimum supply voltage can be as low as 0.35 V with a 0.00182-mm active area. The generated reference voltage is 148 mV, with a TC of 28 ppm/°C for the - 30 to 80 °C temperature range. The line sensitivity is 1.8 mV/V, and the PSRR without any filtering capacitor at 100 Hz is 53 dB with a 2.28-nW power consumption.

摘要

本文提出了一种具有高电源抑制比(PSRR)的纳瓦级无电阻亚阈值电压基准。提出了一种自偏置MOS分压器为整个电压基准提供偏置电流,该偏置电流是包含阈值电压特性的正温度系数(TC)电流。通过将产生的电流注入具有不同阈值电压的晶体管中,实现了具有大大降低的负温度系数的Δ阈值电压,并同时由产生的正温度系数项进行温度补偿。因此,在所提出的紧凑方法中实现了具有低功耗和高PSRR的温度稳定电压基准。采用65纳米CMOS技术的验证结果表明,最小电源电压可低至0.35V,有源面积为0.00182平方毫米。在-30至80°C温度范围内产生的基准电压为148mV,温度系数为28ppm/°C。线路灵敏度为1.8mV/V,在100Hz时无任何滤波电容的PSRR为53dB,功耗为2.28nW。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/d26a639c66df/11671_2019_2864_Fig9_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/2ab8fd0fe868/11671_2019_2864_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/60f152eaf869/11671_2019_2864_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/15cf7d1b481d/11671_2019_2864_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/93495fade107/11671_2019_2864_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/994f074c0983/11671_2019_2864_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/b419ab41e194/11671_2019_2864_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/d34daf0f6bbe/11671_2019_2864_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/12e12b29486c/11671_2019_2864_Fig8_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/d26a639c66df/11671_2019_2864_Fig9_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/2ab8fd0fe868/11671_2019_2864_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/60f152eaf869/11671_2019_2864_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/15cf7d1b481d/11671_2019_2864_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/93495fade107/11671_2019_2864_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/994f074c0983/11671_2019_2864_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/b419ab41e194/11671_2019_2864_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/d34daf0f6bbe/11671_2019_2864_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/12e12b29486c/11671_2019_2864_Fig8_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f9f2/6346697/d26a639c66df/11671_2019_2864_Fig9_HTML.jpg

相似文献

1
A Nanoscale Low-Power Resistorless Voltage Reference with High PSRR.一种具有高电源抑制比的纳米级低功耗无电阻电压基准。
Nanoscale Res Lett. 2019 Jan 24;14(1):33. doi: 10.1186/s11671-019-2864-7.
2
A 180 nm Self-biased Bandgap Reference with High PSRR Enhancement.一种具有高电源抑制比增强功能的180纳米自偏置带隙基准。
Nanoscale Res Lett. 2020 May 11;15(1):104. doi: 10.1186/s11671-020-03333-w.
3
A 21.4 pW Subthreshold Voltage Reference with 0.020 %/V Line Sensitivity Using DIBL Compensation.采用 DIBL 补偿技术的亚阈值电压参考源,其功耗为 21.4pW,线性灵敏度为 0.020%/V。
Sensors (Basel). 2023 Feb 7;23(4):1862. doi: 10.3390/s23041862.
4
A 54 µW CMOS Auto-Trimming Bandgap References (ATBGR) Achieving 90 dB PSRR for Artificial Intelligence of Things (AIoT) Chips.一款54微瓦的CMOS自动微调带隙基准电压源(ATBGR),为物联网(AIoT)芯片实现90分贝的电源抑制比。
Micromachines (Basel). 2023 Sep 1;14(9):1724. doi: 10.3390/mi14091724.
5
A 340 nW/Channel 110 dB PSRR Neural Recording Analog Front-End Using Replica-Biasing LNA, Level-Shifter Assisted PGA, and Averaged LFP Servo Loop in 65 nm CMOS.一款采用复制偏置低噪声放大器、电平转换器辅助的可编程增益放大器以及平均局部场电位伺服环路的340 nW/通道、电源抑制比为110 dB的神经记录模拟前端,采用65纳米互补金属氧化物半导体工艺。
IEEE Trans Biomed Circuits Syst. 2020 Aug;14(4):811-824. doi: 10.1109/TBCAS.2020.2995566. Epub 2020 May 18.
6
A 3.3 V, 8.89 μA and 5.5 ppm/°C CMOS bandgap voltage reference for power telemetry in retinal prosthesis systems.一种用于视网膜假体系统功率遥测的3.3 V、8.89 μA和5.5 ppm/°C的CMOS带隙基准电压源。
Annu Int Conf IEEE Eng Med Biol Soc. 2018 Jul;2018:2977-2980. doi: 10.1109/EMBC.2018.8513090.
7
Design of Precision-Aware Subthreshold-Based MOSFET Voltage Reference.基于亚阈值的精密 MOSFET 电压基准设计。
Sensors (Basel). 2022 Dec 3;22(23):9466. doi: 10.3390/s22239466.
8
A 6-Transistor Ultra-Low Power CMOS Voltage Reference with 0.02%/V Line Sensitivity.一种具有0.02%/V线性灵敏度的六晶体管超低功耗CMOS电压基准。
Proc Cust Integr Circuits Conf. 2020 Mar;2020. doi: 10.1109/cicc48029.2020.9075941. Epub 2020 Apr 23.
9
A CMOS PSR Enhancer with 87.3 mV PVT-Insensitive Dropout Voltage for Sensor Circuits.一款用于传感器电路的具有87.3 mV PVT不敏感压差的CMOS PSR增强器。
Sensors (Basel). 2021 Nov 25;21(23):7856. doi: 10.3390/s21237856.
10
An RFID-Based Self-Biased 40 nm Low Power LDO Regulator for IoT Applications.一种用于物联网应用的基于射频识别的自偏置40纳米低功耗低压差线性稳压器。
Micromachines (Basel). 2021 Apr 3;12(4):396. doi: 10.3390/mi12040396.

引用本文的文献

1
A 180 nm Self-biased Bandgap Reference with High PSRR Enhancement.一种具有高电源抑制比增强功能的180纳米自偏置带隙基准。
Nanoscale Res Lett. 2020 May 11;15(1):104. doi: 10.1186/s11671-020-03333-w.
2
A Transient-Enhanced Voltage Regulator with Stability and Power-Supply-Rejection Boosting.一种具有稳定性和电源抑制增强功能的瞬态增强型电压调节器。
Nanoscale Res Lett. 2019 Dec 5;14(1):368. doi: 10.1186/s11671-019-3215-4.