• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

基于氮化镓的互补反相器逻辑门,采用氮化铟镓/氮化镓超晶格覆盖增强型场效应晶体管。

GaN-based complementary inverter logic gate using InGaN/GaN superlattice capped enhancement-mode field-effect-transistors.

作者信息

Jha Jaya, Ganguly Swaroop, Saha Dipankar

机构信息

Department of Electrical Engineering, Indian Institute of Technology Bombay, Powai, Mumbai-400076, India.

出版信息

Nanotechnology. 2021 May 12;32(31). doi: 10.1088/1361-6528/abfb99.

DOI:10.1088/1361-6528/abfb99
PMID:33902018
Abstract

GaN-based high electron mobility transistors (HEMTs) have received much attention due to their potential usage in radio-frequency and high power applications. However, the development of logic gates has remained mostly elusive due to the still challenging reliable operation of the field-effect enhancement-mode n-transistor and nascent stage for the p-transistor. The n-transistor behavior is mainly achieved by combining the aggressive thinning down of the barrier layer, using charged oxides, and p-doping the cap layer. The p-transistor generally requires a heavily doped p-GaN layer. The realization of both transistors on the same substrate remains challenging due to the conflicting requirements for n- and p-transistors. Here, we propose a GaN-based field-effect complementary transistor device using a p-doped InGaN/GaN superlattice (SL) structure on top of the barrier layer of the HEMT heterostructure. The SL structure changes the electrostatics of the heterostructure by the formation of a two-dimensional hole gas region. An undoped SL structure is shown to be enough to lift the conduction band-edge above the Fermi level to convert the n-transistor from depletion-mode (D-mode) to enhancement-mode (E-mode). The lifting of the bands, in turn, creates a natural quantum-well for the holes in the p-transistor. An additional p-doping of the SL moves the threshold voltage of the E-mode n-transistor further into a positive direction and increases the hole density in the quantum-well E-mode p-transistor. The SL structure, which can be grown by a standard epitaxial process, facilitates the realizations of both the n- and p-transistors. The characteristics of individual devices are further analyzed. A digital inverter gate is simulated, and critical static and dynamic performance parameters are reported. The propagation delay indicates that logic operations can be done at a very high speed compared to those offered by other conventional semiconductors.

摘要

基于氮化镓的高电子迁移率晶体管(HEMT)因其在射频和高功率应用中的潜在用途而备受关注。然而,由于场效应增强型n晶体管的可靠运行仍具有挑战性,且p晶体管尚处于起步阶段,逻辑门的发展大多仍难以实现。n晶体管的行为主要通过结合对势垒层进行激进的减薄、使用带电氧化物以及对帽层进行p型掺杂来实现。p晶体管通常需要一个重掺杂的p-GaN层。由于n晶体管和p晶体管的要求相互冲突,在同一衬底上实现这两种晶体管仍然具有挑战性。在此,我们提出一种基于氮化镓的场效应互补晶体管器件,该器件在HEMT异质结构的势垒层顶部采用p型掺杂的InGaN/GaN超晶格(SL)结构。该SL结构通过形成二维空穴气区域改变了异质结构的静电特性。结果表明,一个未掺杂的SL结构足以将导带边缘提升至费米能级以上,从而将n晶体管从耗尽模式(D模式)转换为增强模式(E模式)。能带的提升反过来又为p晶体管中的空穴创造了一个自然量子阱。对SL进行额外的p型掺杂会使E模式n晶体管的阈值电压进一步向正向移动,并增加量子阱E模式p晶体管中的空穴密度。这种可以通过标准外延工艺生长的SL结构,有助于实现n晶体管和p晶体管。进一步分析了单个器件的特性。模拟了一个数字反相器门,并报告了关键的静态和动态性能参数。传播延迟表明,与其他传统半导体相比,逻辑操作可以以非常高的速度进行。

相似文献

1
GaN-based complementary inverter logic gate using InGaN/GaN superlattice capped enhancement-mode field-effect-transistors.基于氮化镓的互补反相器逻辑门,采用氮化铟镓/氮化镓超晶格覆盖增强型场效应晶体管。
Nanotechnology. 2021 May 12;32(31). doi: 10.1088/1361-6528/abfb99.
2
Review on Main Gate Characteristics of P-Type GaN Gate High-Electron-Mobility Transistors.P型氮化镓栅极高电子迁移率晶体管的栅极特性综述
Micromachines (Basel). 2023 Dec 30;15(1):80. doi: 10.3390/mi15010080.
3
Normally-Off p-GaN Gated AlGaN/GaN MIS-HEMTs with ALD-Grown AlO/AlN Composite Gate Insulator.具有ALD生长的AlO/AlN复合栅极绝缘体的常关型p-GaN栅控AlGaN/GaN MIS-HEMT
Membranes (Basel). 2021 Sep 23;11(10):727. doi: 10.3390/membranes11100727.
4
Breaking Through the Multi-Mesa-Channel Width Limited of Normally Off GaN HEMTs Through Modulation of the Via-Hole-Length.通过调制过孔长度突破常关型氮化镓高电子迁移率晶体管的多台面沟道宽度限制
Nanoscale Res Lett. 2017 Dec;12(1):420. doi: 10.1186/s11671-017-2189-3. Epub 2017 Jun 17.
5
An Overview of Normally-Off GaN-Based High Electron Mobility Transistors.基于氮化镓的常关型高电子迁移率晶体管概述。
Materials (Basel). 2019 May 15;12(10):1599. doi: 10.3390/ma12101599.
6
High-Performance Field-Effect Transistor and Logic Gates Based on GaS-MoS van der Waals Heterostructure.基于硫化镓-二硫化钼范德华异质结构的高性能场效应晶体管及逻辑门
ACS Appl Mater Interfaces. 2020 Jan 29;12(4):5106-5112. doi: 10.1021/acsami.9b20077. Epub 2020 Jan 14.
7
Aluminum gallium nitride (GaN)/GaN high electron mobility transistor-based sensors for glucose detection in exhaled breath condensate.用于检测呼出气冷凝物中葡萄糖的基于氮化铝镓(GaN)/氮化镓高电子迁移率晶体管的传感器。
J Diabetes Sci Technol. 2010 Jan 1;4(1):171-9. doi: 10.1177/193229681000400122.
8
Improvement Performance of p-GaN Gate High-Electron-Mobility Transistors with GaN/AlN/AlGaN Barrier Structure.具有GaN/AlN/AlGaN势垒结构的p型氮化镓栅高电子迁移率晶体管的性能改进
Micromachines (Basel). 2024 Apr 12;15(4):517. doi: 10.3390/mi15040517.
9
Optimization of Gate-Head-Top/Bottom Lengths of AlGaN/GaN High-Electron-Mobility Transistors with a Gate-Recessed Structure for High-Power Operations: A Simulation Study.具有栅极凹陷结构的AlGaN/GaN高电子迁移率晶体管用于高功率操作的栅极-头部-顶部/底部长度优化:一项模拟研究
Micromachines (Basel). 2023 Dec 27;15(1):57. doi: 10.3390/mi15010057.
10
Charging Effect by Fluorine-Treatment and Recess Gate for Enhancement-Mode on AlGaN/GaN High Electron Mobility Transistors.通过氟处理和凹槽栅极对AlGaN/GaN高电子迁移率晶体管增强模式的充电效应。
Nanomaterials (Basel). 2020 Oct 24;10(11):2116. doi: 10.3390/nano10112116.