• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

通过将铝掺入主体氧化镧作为栅极电介质来研究钼硫化物场效应晶体管中的电荷俘获机制。

Investigation of charge trapping mechanism in MoSfield effect transistor by incorporating Al into host LaOas gate dielectric.

作者信息

Yang Kun, Chen Yanning, Wang Shulong, Han Tao, Liu Hongxia

机构信息

Key Laboratory for Wide-Band Gap Semiconductor Materials and Devices of Education, The School of Microelectronics, Xidian University, Xi'an 710071, People's Republic of China.

State Grid Key Laboratory of Power Industrial Chip Design and Analysis Technology, Beijing Smart-Chip Microelectronics Technology Co., Ltd, People's Republic of China.

出版信息

Nanotechnology. 2021 May 4;32(30). doi: 10.1088/1361-6528/abf2fd.

DOI:10.1088/1361-6528/abf2fd
PMID:33780919
Abstract

The charge trapping effect plays a key role in multi-bit memory devices and brain-like neuron devices. Herein, MoSfield effect transistors are fabricated, incorporating Al into host LaOas the gate dielectric, which exhibit excellent electrical properties with an on-off ratio in the memory window of ∼10and a memory window ratio of ∼40%. Furthermore, the charge trapping and de-trapping processes were systematically studied, and the time constants are obtained from time-domain characteristics. Making use of the charge trapping effect, the threshold voltage of the device can be continuously adjusted. The oxide layer trap density and the interface state trap density are extracted using the charge separation method. These theoretical studies provide a deeper understanding of ways to control the charge trapping process, benefitting the commercialization of two-dimensional electronic devices and the development of new charge trapping devices.

摘要

电荷俘获效应在多位存储器件和类脑神经元器件中起着关键作用。在此,制备了金属氧化物半导体场效应晶体管,将铝掺入主体氧化镧中作为栅极电介质,其在存储窗口中的开/关比约为10,存储窗口比约为40%,表现出优异的电学性能。此外,系统地研究了电荷俘获和去俘获过程,并从时域特性中获得了时间常数。利用电荷俘获效应,可以连续调节器件的阈值电压。采用电荷分离方法提取了氧化物层陷阱密度和界面态陷阱密度。这些理论研究为控制电荷俘获过程的方法提供了更深入的理解,有利于二维电子器件的商业化和新型电荷俘获器件的开发。

相似文献

1
Investigation of charge trapping mechanism in MoSfield effect transistor by incorporating Al into host LaOas gate dielectric.通过将铝掺入主体氧化镧作为栅极电介质来研究钼硫化物场效应晶体管中的电荷俘获机制。
Nanotechnology. 2021 May 4;32(30). doi: 10.1088/1361-6528/abf2fd.
2
The Characteristics of Transparent Non-Volatile Memory Devices Employing Si-Rich SiO as a Charge Trapping Layer and Indium-Tin-Zinc-Oxide.采用富硅二氧化硅作为电荷俘获层和铟锡氧化锌的透明非易失性存储器件的特性
Nanomaterials (Basel). 2019 May 22;9(5):784. doi: 10.3390/nano9050784.
3
Defects Induced Charge Trapping/Detrapping and Hysteresis Phenomenon in MoS Field-Effect Transistors: Mechanism Revealed by Anharmonic Marcus Charge Transfer Theory.MoS场效应晶体管中的缺陷诱导电荷俘获/脱俘及滞后现象:非谐马库斯电荷转移理论揭示的机制
ACS Appl Mater Interfaces. 2022 Jan 12;14(1):2185-2193. doi: 10.1021/acsami.1c16884. Epub 2021 Dec 21.
4
Tunable charge-trap memory based on few-layer MoS2.基于少层 MoS2 的可调谐电荷陷阱存储器。
ACS Nano. 2015 Jan 27;9(1):612-9. doi: 10.1021/nn5059419. Epub 2014 Dec 17.
5
Organic transistor memory with a charge storage molecular double-floating-gate monolayer.具有电荷存储分子双浮栅单层的有机晶体管存储器。
ACS Appl Mater Interfaces. 2015 May 13;7(18):9767-75. doi: 10.1021/acsami.5b01625. Epub 2015 Apr 28.
6
Designing hybrid gate dielectric for fully printing high-performance carbon nanotube thin film transistors.设计用于全印刷高性能碳纳米管薄膜晶体管的混合栅介质。
Nanotechnology. 2017 Oct 27;28(43):435203. doi: 10.1088/1361-6528/aa87fa. Epub 2017 Aug 23.
7
Charge trap memory based on few-layer black phosphorus.基于少层黑磷的电荷俘获存储器。
Nanoscale. 2016 Feb 7;8(5):2686-92. doi: 10.1039/c5nr08065g.
8
Transistor memory devices with large memory windows, using multi-stacking of densely packed, hydrophobic charge trapping metal nanoparticle array.具有大存储窗口的晶体管存储器件,采用紧密堆积的疏水性电荷俘获金属纳米颗粒阵列的多层堆叠结构。
Nanotechnology. 2014 Dec 19;25(50):505604. doi: 10.1088/0957-4484/25/50/505604. Epub 2014 Nov 26.
9
Organic field-effect transistor memory devices using discrete ferritin nanoparticle-based gate dielectrics.使用离散型铁蛋白纳米粒子基栅介质的有机场效应晶体管存储器件。
Small. 2013 Nov 25;9(22):3784-91. doi: 10.1002/smll.201300522. Epub 2013 May 10.
10
Graphene-graphene oxide floating gate transistor memory.石墨烯-氧化石墨烯浮栅晶体管存储器。
Small. 2015 Jan 21;11(3):311-8. doi: 10.1002/smll.201401017. Epub 2014 Aug 28.

引用本文的文献

1
Low-Power OR Logic Ferroelectric In-Situ Transistor Based on a CuInPS/MoS Van Der Waals Heterojunction.基于CuInPS/MoS范德华异质结的低功耗或逻辑铁电原位晶体管。
Nanomaterials (Basel). 2021 Jul 31;11(8):1971. doi: 10.3390/nano11081971.