• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

利用氧化铝的高介电常数和高带隙在基于高κ电荷俘获存储器的低功耗NOR闪存阵列中增强保留特性。

Retention Enhancement in Low Power NOR Flash Array with High-κ-Based Charge-Trapping Memory by Utilizing High Permittivity and High Bandgap of Aluminum Oxide.

作者信息

Song Young Suh, Park Byung-Gook

机构信息

Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, Korea.

Department of Computer Science, Korea Military Academy, Seoul 01805, Korea.

出版信息

Micromachines (Basel). 2021 Mar 19;12(3):328. doi: 10.3390/mi12030328.

DOI:10.3390/mi12030328
PMID:33808915
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC8003636/
Abstract

For improving retention characteristics in the NOR flash array, aluminum oxide (AlO, alumina) is utilized and incorporated as a tunneling layer. The proposed tunneling layers consist of SiO/AlO/SiO, which take advantage of higher permittivity and higher bandgap of AlO compared to SiO and silicon nitride (SiN). By adopting the proposed tunneling layers in the NOR flash array, the threshold voltage window after 10 years from programming and erasing (P/E) was improved from 0.57 V to 4.57 V. In order to validate our proposed device structure, it is compared to another stacked-engineered structure with SiO/SiN/SiO tunneling layers through technology computer-aided design (TCAD) simulation. In addition, to verify that our proposed structure is suitable for NOR flash array, disturbance issues are also carefully investigated. As a result, it has been demonstrated that the proposed structure can be successfully applied in NOR flash memory with significant retention improvement. Consequently, the possibility of utilizing HfO as a charge-trapping layer in NOR flash application is opened.

摘要

为了改善NOR闪存阵列中的保持特性,采用了氧化铝(AlO,即矾土)并将其作为隧穿层。所提出的隧穿层由SiO/AlO/SiO组成,与SiO和氮化硅(SiN)相比,利用了AlO更高的介电常数和更大的带隙。通过在NOR闪存阵列中采用所提出的隧穿层,编程和擦除(P/E)10年后的阈值电压窗口从0.57 V提高到了4.57 V。为了验证我们所提出的器件结构,通过技术计算机辅助设计(TCAD)模拟将其与另一种具有SiO/SiN/SiO隧穿层的堆叠工程结构进行了比较。此外,为了验证我们所提出的结构适用于NOR闪存阵列,还仔细研究了干扰问题。结果表明,所提出的结构可以成功应用于NOR闪存中,显著改善保持特性。因此,开启了在NOR闪存应用中使用HfO作为电荷俘获层的可能性。

相似文献

1
Retention Enhancement in Low Power NOR Flash Array with High-κ-Based Charge-Trapping Memory by Utilizing High Permittivity and High Bandgap of Aluminum Oxide.利用氧化铝的高介电常数和高带隙在基于高κ电荷俘获存储器的低功耗NOR闪存阵列中增强保留特性。
Micromachines (Basel). 2021 Mar 19;12(3):328. doi: 10.3390/mi12030328.
2
Charge Storage and Reliability Characteristics of Nonvolatile Memory Capacitors with HfO/AlO-Based Charge Trapping Layers.具有基于HfO/AlO的电荷俘获层的非易失性存储电容器的电荷存储与可靠性特性
Materials (Basel). 2022 Sep 9;15(18):6285. doi: 10.3390/ma15186285.
3
Fabrication and characterization of twin poly-Si thin film transistors EEPROM with a nitride charge trapping layer.具有氮化物电荷俘获层的双多晶硅薄膜晶体管EEPROM的制备与表征
J Nanosci Nanotechnol. 2011 Dec;11(12):10419-23. doi: 10.1166/jnn.2011.3979.
4
High Pressure Deuterium Passivation of Charge Trapping Layer for Nonvolatile Memory Applications.用于非易失性存储器应用的电荷俘获层的高压氘钝化
Micromachines (Basel). 2021 Oct 27;12(11):1316. doi: 10.3390/mi12111316.
5
Transparent Flash Memory Using Single TaO Layer for Both Charge-Trapping and Tunneling Dielectrics.采用单层 TaO 作为电荷俘获和隧穿介质的透明快闪存储器。
ACS Appl Mater Interfaces. 2017 Jul 5;9(26):21856-21863. doi: 10.1021/acsami.7b03078. Epub 2017 Jun 22.
6
Characteristics of junctionless charge trap flash memory for 3D stacked NAND flash.用于3D堆叠式NAND闪存的无结电荷陷阱闪存的特性
J Nanosci Nanotechnol. 2013 Sep;13(9):6413-5. doi: 10.1166/jnn.2013.7625.
7
Electronic Structure and Charge-Trapping Characteristics of the AlO-TiAlO-SiO Gate Stack for Nonvolatile Memory Applications.用于非易失性存储器应用的AlO-TiAlO-SiO栅堆叠的电子结构和电荷俘获特性
Nanoscale Res Lett. 2017 Dec;12(1):270. doi: 10.1186/s11671-017-2040-x. Epub 2017 Apr 13.
8
Challenges to Optimize Charge Trapping Non-Volatile Flash Memory Cells: A Case Study of HfO/AlO Nanolaminated Stacks.优化电荷俘获非易失性闪存单元面临的挑战:以HfO/AlO纳米叠层为例
Nanomaterials (Basel). 2023 Aug 30;13(17):2456. doi: 10.3390/nano13172456.
9
Fabrication of Sn@AlO Core-shell Nanoparticles for Stable Nonvolatile Memory Applications.用于稳定非易失性存储器应用的Sn@AlO核壳纳米颗粒的制备
Materials (Basel). 2019 Sep 24;12(19):3111. doi: 10.3390/ma12193111.
10
InGaZnO oxide semiconductor based charge trap device for NAND flash memory.用于NAND闪存的基于铟镓锌氧化物半导体的电荷俘获器件。
Nanotechnology. 2018 Apr 1;29(15):155203. doi: 10.1088/1361-6528/aaadf7.

引用本文的文献

1
Challenges to Optimize Charge Trapping Non-Volatile Flash Memory Cells: A Case Study of HfO/AlO Nanolaminated Stacks.优化电荷俘获非易失性闪存单元面临的挑战:以HfO/AlO纳米叠层为例
Nanomaterials (Basel). 2023 Aug 30;13(17):2456. doi: 10.3390/nano13172456.
2
Editorial for the Special Issue on Flash Memory Devices.闪存设备特刊社论。
Micromachines (Basel). 2021 Dec 17;12(12):1566. doi: 10.3390/mi12121566.

本文引用的文献

1
Analysis of Current Variation with Work Function Variation in L-Shaped Tunnel-Field Effect Transistor.L型隧道场效应晶体管中电流变化与功函数变化的分析
Micromachines (Basel). 2020 Aug 15;11(8):780. doi: 10.3390/mi11080780.
2
Overflow Handling Integrate-and-Fire Silicon-on-Insulator Neuron Circuit Incorporating a Schmitt Trigger Implemented by Back-Gate Effect.采用背栅效应实现施密特触发器的硅绝缘体集成与触发神经元电路的过流处理
J Nanosci Nanotechnol. 2019 Oct 1;19(10):6183-6186. doi: 10.1166/jnn.2019.17004.
3
In situ electron holography study of charge distribution in high-κ charge-trapping memory.
原位电子全息术研究高κ电荷俘获存储中的电荷分布。
Nat Commun. 2013;4:2764. doi: 10.1038/ncomms3764.