• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于超快内存运算的逻辑纳米层状 HfO-ZrO 中的可切换极性纳米织构

Switchable Polar Nanotexture in Nanolaminates HfO -ZrO for Ultrafast Logic-in-Memory Operations.

机构信息

Department of Energy Systems Research, Ajou University, Suwon, 16499, Republic of Korea.

Department of Materials Science and Engineering, Ajou University, Suwon, 16499, Republic of Korea.

出版信息

Small. 2023 Jun;19(25):e2206736. doi: 10.1002/smll.202206736. Epub 2023 Mar 17.

DOI:10.1002/smll.202206736
PMID:36929621
Abstract

Nontrivial topological polar textures in ferroelectric materials, including vortices, skyrmions, and others, have the potential to develop ultrafast, high-density, reliable multilevel memory storage and conceptually innovative processing units, even beyond the limit of binary storage of 180° aligned polar materials. However, the realization of switchable polar textures at room temperature in ferroelectric materials integrated directly into silicon using a straightforward large area fabrication technique and effectively utilizing it to design multilevel programable memory and processing units has not yet been demonstrated. Here, utilizing vector piezoresponse force and conductive atomic force microscopy, microscopic evidence of the electric field switchable polar nanotexture is provided at room temperature in HfO -ZrO nanolaminates grown directly onto silicon using an atomic layer deposition technique. Additionally, a two-terminal Au/nanolaminates/Si ferroelectric tunnel junction is designed, which shows ultrafast (≈83 ns) nonvolatile multilevel current switching with high on/off ratio (>10 ), long-term durability (>4000 s), and giant tunnel electroresistance (10 %). Furthermore, 14 Boolean logic operations are tested utilizing a single device as a proof-of-concept for reconfigurable logic-in-memory processing. The results offer a potential approach to "processing with polar textures" and addressing the challenges of developing high-performance multilevel in-memory processing technology by virtue of its fundamentally distinct mechanism of operation.

摘要

铁电材料中非平凡的拓扑极性纹理,包括涡旋、斯格明子等,有可能开发出超快、高密度、可靠的多级存储和具有创新性的概念处理单元,甚至超越了 180°排列的极性材料的二进制存储极限。然而,在利用简单的大面积制造技术直接集成在硅上的铁电材料中,在室温下实现可切换的极性纹理,以及有效地利用它来设计多级可编程存储和处理单元,尚未得到证明。在这里,利用矢量压电力和导电原子力显微镜,在室温下直接在硅上用原子层沉积技术生长的 HfO-ZrO 纳米层中提供了电场所可切换的极性纳米纹理的微观证据。此外,设计了一个两端的 Au/纳米层/Si 铁电隧道结,它显示出超快(≈83ns)非易失性多级电流开关,具有高导通/关断比(>10 )、长耐久性(>4000s)和巨大的隧道电电阻(10 )。此外,利用单个器件进行了 14 个布尔逻辑操作测试,作为可重构存储内逻辑处理的概念验证。该结果提供了一种“利用极性纹理进行处理”的潜在方法,并通过其操作机制的根本区别,解决了开发高性能多级存储内处理技术的挑战。

相似文献

1
Switchable Polar Nanotexture in Nanolaminates HfO -ZrO for Ultrafast Logic-in-Memory Operations.用于超快内存运算的逻辑纳米层状 HfO-ZrO 中的可切换极性纳米织构
Small. 2023 Jun;19(25):e2206736. doi: 10.1002/smll.202206736. Epub 2023 Mar 17.
2
Ultrahigh-Speed In-Memory Electronics Enabled by Proximity-Oxidation-Evolved Metal Oxide Redox Transistors.由邻近氧化演化金属氧化物氧化还原晶体管实现的超高速内存电子学。
Adv Mater. 2022 May;34(20):e2200122. doi: 10.1002/adma.202200122. Epub 2022 Apr 5.
3
Engineering of Ferroelectric HfO-ZrO Nanolaminates.铁电 HfO-ZrO 纳米层的工程设计。
ACS Appl Mater Interfaces. 2017 Apr 19;9(15):13440-13447. doi: 10.1021/acsami.7b00776. Epub 2017 Apr 5.
4
Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory Computing.基于铁电可重构晶体管的内容可寻址存储器及用于内存计算的可变换逻辑电路
ACS Nano. 2024 Jan 30;18(4):2763-2771. doi: 10.1021/acsnano.3c03900. Epub 2024 Jan 17.
5
Revealing Antiferroelectric Switching and Ferroelectric Wakeup in Hafnia by Advanced Piezoresponse Force Microscopy.通过先进的压电力显微镜揭示氧化铪中的反铁电开关和铁电唤醒
ACS Appl Mater Interfaces. 2020 Sep 16;12(37):41659-41665. doi: 10.1021/acsami.0c07809. Epub 2020 Sep 1.
6
Room-Temperature Quantum Diodes with Dynamic Memory for Neural Logic Operations.用于神经逻辑运算的具有动态记忆功能的室温量子二极管。
ACS Appl Mater Interfaces. 2023 Dec 6;15(48):56003-56013. doi: 10.1021/acsami.3c13031. Epub 2023 Nov 22.
7
High-Speed Switching and Giant Electroresistance in an Epitaxial HfZrO-Based Ferroelectric Tunnel Junction Memristor.基于外延HfZrO的铁电隧道结忆阻器中的高速开关和巨电阻效应
ACS Appl Mater Interfaces. 2022 Jan 12;14(1):1355-1361. doi: 10.1021/acsami.1c18165. Epub 2021 Dec 27.
8
Reconfigurable aJ-Level Ferroelectric Transistor-Based Boolean Logic for Logic-in-Memory.用于内存中逻辑的基于可重构阿焦耳级铁电晶体管的布尔逻辑
Nano Lett. 2024 Sep 4;24(35):10957-10963. doi: 10.1021/acs.nanolett.4c02873. Epub 2024 Aug 22.
9
Giant tunnel electroresistance for non-destructive readout of ferroelectric states.用于铁电态无损读出的巨隧道电阻
Nature. 2009 Jul 2;460(7251):81-4. doi: 10.1038/nature08128. Epub 2009 May 31.
10
Ferroelectric domain-wall logic units.铁电畴壁逻辑单元。
Nat Commun. 2022 Jun 6;13(1):3255. doi: 10.1038/s41467-022-30983-4.