• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

生物哈希安全硬件电子健康记录系统。

Bio-Hash Secured Hardware e-Health Record System.

出版信息

IEEE Trans Biomed Circuits Syst. 2023 Jun;17(3):420-432. doi: 10.1109/TBCAS.2023.3263177. Epub 2023 Jul 12.

DOI:10.1109/TBCAS.2023.3263177
PMID:37030700
Abstract

Dual securing strategy for all-hardware e-Health Record System is designed and developed for improved security and reduced Hardware Execution Time (HET). A compact novel Hashed Minutiae Random Fusion (HMRF) logic enables to achieve high irreversibility and increased non-reconstruction capability of the bio-template based Bio-Hash key. AES encryption of the patient's health data during Write mode and decryption during View mode are seamlessly performed through the lively generated key, yielding low HET through optimized slack. On the other hand, biometric controlled key retrieval during Read only mode for a single user access is performed on the pre-scrambled Bio-Hash key, to enable bypassed decryption (direct) of the Patient's health data for self-review. The proposed pseudo cascaded SHA-3 (Secured Hash Algorithm) architecture being the first stage in HMRF, hashes the biometric minutiae of both Patient (P) and Medical Practitioner (MP) with low Latency. Thus, facilitating in further lowering of the HET by reducing the clock count by one. The subsequent Random Compression Logic (RCL) skims the hashed value from 512 to 128 bits along with the help of priority compression logic (PCL) to achieve reduced bits handling thereby lowering the Power budget. Four fusion modes are leveraged to achieve better randomization and non-recoverability. Implementation of this HMRF logic on Virtex-7 (V7) FPGA device has yielded low Area of 4191 slices. Lesser Area of 11.6% is observed for this HMRF module compared to the reported design, excluding level shifter and PCL. Further, low HETs of 8.2/8.3/8.0 ns during Write/View/Read only modes respectively are being noticed. The dynamic Power dissipated for the three modes of operations are found to be 1.418/1.420/0.676 watts respectively.

摘要

用于改进安全性和降低硬件执行时间 (HET) 的全硬件电子健康记录系统的双安全策略被设计和开发。紧凑新颖的哈希细节随机融合 (HMRF) 逻辑可实现生物模板的高不可逆转性和增强的非重构能力基于生物哈希密钥的能力。在写入模式下对患者健康数据进行 AES 加密,在查看模式下对其进行解密,通过动态生成的密钥无缝执行,通过优化松弛实现低 HET。另一方面,在只读模式下仅对单个用户访问执行生物识别控制的密钥检索,对预混频的生物哈希密钥执行,以实现绕过解密 (直接) 患者健康数据进行自我审查。所提出的伪级联 SHA-3(安全哈希算法)架构作为 HMRF 的第一阶段,以低延迟对患者 (P) 和医疗从业者 (MP) 的生物特征细节进行哈希处理。因此,通过减少一个时钟计数来进一步降低 HET。随后的随机压缩逻辑 (RCL) 在优先级压缩逻辑 (PCL) 的帮助下从 512 位到 128 位缩减哈希值,以实现减少位处理从而降低功耗预算。利用四种融合模式实现更好的随机性和不可恢复性。在 Virtex-7 (V7) FPGA 设备上实现此 HMRF 逻辑,面积减少到 4191 个切片。与报告的设计相比,观察到该 HMRF 模块的面积减少了 11.6%,不包括电平转换器和 PCL。此外,在写入/查看/仅读取模式下,分别观察到低 HET 为 8.2/8.3/8.0 ns。三种操作模式的动态功耗分别为 1.418/1.420/0.676 瓦。

相似文献

1
Bio-Hash Secured Hardware e-Health Record System.生物哈希安全硬件电子健康记录系统。
IEEE Trans Biomed Circuits Syst. 2023 Jun;17(3):420-432. doi: 10.1109/TBCAS.2023.3263177. Epub 2023 Jul 12.
2
Design and Analysis of Area and Energy Efficient Reconfigurable Cryptographic Accelerator for Securing IoT Devices.面向物联网设备安全保障的面积和能量高效可重构加密加速器的设计与分析。
Sensors (Basel). 2022 Nov 25;22(23):9160. doi: 10.3390/s22239160.
3
An Architecture and Management Platform for Blockchain-Based Personal Health Record Exchange: Development and Usability Study.基于区块链的个人健康记录交换架构与管理平台:开发与可用性研究
J Med Internet Res. 2020 Jun 9;22(6):e16748. doi: 10.2196/16748.
4
SEMRES - A Triple Security Protected Blockchain Based Medical Record Exchange Structure.SEMRES - 一种基于区块链的三重安全保护的医疗记录交换结构。
Comput Methods Programs Biomed. 2022 Mar;215:106595. doi: 10.1016/j.cmpb.2021.106595. Epub 2021 Dec 29.
5
An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy.一种基于汉明码和三重模冗余的抗故障SHA-3硬件架构。
Sensors (Basel). 2022 Apr 13;22(8):2985. doi: 10.3390/s22082985.
6
Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES.基于高级加密标准(AES)错误检测与纠正的混合流水线硬件架构
Sensors (Basel). 2021 Aug 22;21(16):5655. doi: 10.3390/s21165655.
7
Dynamically Reconfigurable Encryption and Decryption System Design for the Internet of Things Information Security.物联网信息安全的动态可重构加密与解密系统设计。
Sensors (Basel). 2019 Jan 3;19(1):143. doi: 10.3390/s19010143.
8
A dual mode self-test for a stand alone AES core.一种用于独立AES内核的双模自检。
PLoS One. 2021 Dec 23;16(12):e0261431. doi: 10.1371/journal.pone.0261431. eCollection 2021.
9
Based Medical Systems for Patient's Authentication: Towards a New Verification Secure Framework Using CIA Standard.基于医疗系统的患者身份验证:使用 CIA 标准构建新的验证安全框架。
J Med Syst. 2019 May 22;43(7):192. doi: 10.1007/s10916-019-1264-y.
10
Parallel point-multiplication architecture using combined group operations for high-speed cryptographic applications.用于高速密码应用的采用组合群运算的并行点乘架构。
PLoS One. 2017 May 1;12(5):e0176214. doi: 10.1371/journal.pone.0176214. eCollection 2017.