• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于多值逻辑的光学驱动高可扩展逆变器

Optics-Enabled Highly Scalable Inverter for Multi-Valued Logic.

作者信息

Kaushal Saket, Aadhi A, Roberge Anthony, Morandotti Roberto, Kashyap Raman, Azaña José

机构信息

Énergie, Matériaux et Télécommunications Institut National de la Recherche Scientifique Montréal H5A 1K6 Canada.

Fabulas Laboratory Department of Engineering Physics and Department of Electrical Engineering Polytechnique Montréal Montréal H3T 1J4 Canada.

出版信息

Laser Photon Rev. 2024 Dec;18(12):2301046. doi: 10.1002/lpor.202301046. Epub 2024 Aug 3.

DOI:10.1002/lpor.202301046
PMID:39659945
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC11626543/
Abstract

The rapid advancements in machine learning have exacerbated the interconnect bottleneck inherent in binary logic-based computing architectures. An interesting approach to tackle this problem involves increasing the information density per interconnect, i.e., by switching from a two-valued to a multi-valued logic (MVL) architecture. However, current MVL implementations offer limited overall performance and face challenges in scaling to process data signals with radix (number of logic levels) even just above 3. In this work, a novel concept is introduced for implementation of a highly scalable and fully passive inverter based on the frequency-domain phase-only linear manipulation of the input MVL data signal, which is encoded in the amplitude variations of an electromagnetic wave along the time axis. As a key advantage, this solution is entirely independent of the input radix. The proposed design is implemented using an optical fibre Bragg grating device. Inversion of quaternary signals is experimentally demonstrated, as well as binary and ternary signals, at a remarkable operation speed of 32 GBaud, with an estimated energy consumption of 24 fJ/bit. The proposed method is universal and can be applied to any system that supports transmission and detection of coherent waves, such as microwave, plasmonic, mechanical, or quantum.

摘要

机器学习的快速发展加剧了基于二进制逻辑的计算架构中固有的互连瓶颈。解决这个问题的一种有趣方法是提高每个互连的信息密度,即从二值逻辑切换到多值逻辑(MVL)架构。然而,当前的MVL实现总体性能有限,并且在扩展到处理基数(逻辑电平数)仅略高于3的数据信号时面临挑战。在这项工作中,引入了一种新颖的概念,用于基于对输入MVL数据信号的频域仅相位线性操纵来实现高度可扩展且完全无源的逆变器,该数据信号沿时间轴编码在电磁波的幅度变化中。作为一个关键优势,该解决方案完全独立于输入基数。所提出的设计使用光纤布拉格光栅器件实现。实验证明了四进制信号以及二进制和三进制信号的反相,其显著的运行速度为32 GBaud,估计能耗为24 fJ/bit。所提出的方法具有通用性,可应用于任何支持相干波传输和检测的系统,如微波、等离子体、机械或量子系统。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/8aa49633a664/LPOR-18-2301046-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/9ede66892e24/LPOR-18-2301046-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/592d814d97f8/LPOR-18-2301046-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/df4f12aab96a/LPOR-18-2301046-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/4171b199d576/LPOR-18-2301046-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/8aa49633a664/LPOR-18-2301046-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/9ede66892e24/LPOR-18-2301046-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/592d814d97f8/LPOR-18-2301046-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/df4f12aab96a/LPOR-18-2301046-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/4171b199d576/LPOR-18-2301046-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/3896/11626543/8aa49633a664/LPOR-18-2301046-g006.jpg

相似文献

1
Optics-Enabled Highly Scalable Inverter for Multi-Valued Logic.用于多值逻辑的光学驱动高可扩展逆变器
Laser Photon Rev. 2024 Dec;18(12):2301046. doi: 10.1002/lpor.202301046. Epub 2024 Aug 3.
2
All-fibre phase filters with 1-GHz resolution for high-speed passive optical logic processing.具有 1GHz 分辨率的全光纤相位滤波器,用于高速无源光逻辑处理。
Nat Commun. 2023 Mar 31;14(1):1808. doi: 10.1038/s41467-023-37472-2.
3
Looking Beyond 0 and 1: Principles and Technology of Multi-Valued Logic Devices.超越0和1:多值逻辑器件的原理与技术
Adv Mater. 2022 Dec;34(51):e2108830. doi: 10.1002/adma.202108830. Epub 2022 Nov 17.
4
Negative differential transconductance device with a stepped gate dielectric for multi-valued logic circuits.用于多值逻辑电路的具有阶梯式栅极电介质的负微分跨导器件。
Nanoscale Horiz. 2020 Oct 1;5(10):1378-1385. doi: 10.1039/d0nh00163e. Epub 2020 Jul 29.
5
Frequency-domain ultrafast passive logic: NOT and XNOR gates.频域超快无源逻辑:非门和异或非门。
Nat Commun. 2020 Nov 17;11(1):5839. doi: 10.1038/s41467-020-19544-9.
6
Selectively Self-Aligned Sol-Gel Copper Oxide for Large-Area Multi-Valued Logic Devices.
Small. 2025 Jul;21(26):e2407497. doi: 10.1002/smll.202407497. Epub 2024 Dec 12.
7
A Van Der Waals Reconfigurable Multi-Valued Logic Device and Circuit Based on Tunable Negative-Differential-Resistance Phenomenon.一种基于可调负微分电阻现象的范德华可重构多值逻辑器件与电路。
Adv Mater. 2022 Sep;34(36):e2202799. doi: 10.1002/adma.202202799. Epub 2022 Aug 7.
8
Optics inspired logic architecture.受光学启发的逻辑架构。
Opt Express. 2007 Jan 8;15(1):150-65. doi: 10.1364/oe.15.000150.
9
Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors.包括非易失性浮栅存储器晶体管的垂直堆叠式低压有机三元逻辑电路。
Nat Commun. 2022 Apr 28;13(1):2305. doi: 10.1038/s41467-022-29756-w.
10
Multi-valued logic circuits using hybrid circuit consisting of three gates single-electron transistors (TG-SETs) and MOSFETs.使用由三个栅极单电子晶体管(TG-SET)和金属氧化物半导体场效应晶体管(MOSFET)组成的混合电路的多值逻辑电路。
J Nanosci Nanotechnol. 2008 Oct;8(10):4992-8. doi: 10.1166/jnn.2008.1287.

本文引用的文献

1
All-fibre phase filters with 1-GHz resolution for high-speed passive optical logic processing.具有 1GHz 分辨率的全光纤相位滤波器,用于高速无源光逻辑处理。
Nat Commun. 2023 Mar 31;14(1):1808. doi: 10.1038/s41467-023-37472-2.
2
Ultra-compact silicon photonics highly dispersive elements for low-latency signal processing.超紧凑硅光子学高色散元件,用于低延迟信号处理。
Opt Express. 2023 Jan 30;31(3):3467-3478. doi: 10.1364/OE.476773.
3
Femtosecond laser direct-writing of high quality first-order Bragg gratings with arbitrary complex apodization by phase modulation.
通过相位调制利用飞秒激光直写具有任意复杂变迹的高质量一阶布拉格光栅。
Opt Express. 2022 Aug 15;30(17):30405-30419. doi: 10.1364/OE.465331.
4
Looking Beyond 0 and 1: Principles and Technology of Multi-Valued Logic Devices.超越0和1:多值逻辑器件的原理与技术
Adv Mater. 2022 Dec;34(51):e2108830. doi: 10.1002/adma.202108830. Epub 2022 Nov 17.
5
Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors.包括非易失性浮栅存储器晶体管的垂直堆叠式低压有机三元逻辑电路。
Nat Commun. 2022 Apr 28;13(1):2305. doi: 10.1038/s41467-022-29756-w.
6
Brain-inspired computing needs a master plan.脑启发计算需要一个总体规划。
Nature. 2022 Apr;604(7905):255-260. doi: 10.1038/s41586-021-04362-w. Epub 2022 Apr 13.
7
Reconfigurable Multivalue Logic Functions of a Silicon Ellipsoidal Quantum-Dot Transistor Operating at Room Temperature.室温下工作的硅椭球量子点晶体管的可重构多值逻辑功能。
ACS Nano. 2021 Nov 23;15(11):18483-18493. doi: 10.1021/acsnano.1c08208. Epub 2021 Oct 21.
8
A Bi-Anti-Ambipolar Field Effect Transistor.一种双反双极性场效应晶体管。
ACS Nano. 2021 May 25;15(5):8686-8693. doi: 10.1021/acsnano.1c00762. Epub 2021 May 10.
9
Recent Advances on Multivalued Logic Gates: A Materials Perspective.多值逻辑门的最新进展:材料视角
Adv Sci (Weinh). 2021 Feb 26;8(8):2004216. doi: 10.1002/advs.202004216. eCollection 2021 Apr.
10
Frequency-domain ultrafast passive logic: NOT and XNOR gates.频域超快无源逻辑:非门和异或非门。
Nat Commun. 2020 Nov 17;11(1):5839. doi: 10.1038/s41467-020-19544-9.