• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

超越0和1:多值逻辑器件的原理与技术

Looking Beyond 0 and 1: Principles and Technology of Multi-Valued Logic Devices.

作者信息

Andreev Maksim, Seo Seunghwan, Jung Kil-Su, Park Jin-Hong

机构信息

Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, 16419, Korea.

Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, 440-746, Korea.

出版信息

Adv Mater. 2022 Dec;34(51):e2108830. doi: 10.1002/adma.202108830. Epub 2022 Nov 17.

DOI:10.1002/adma.202108830
PMID:35894513
Abstract

Ever since the invention of solid-state transistors, binary devices have dominated the electronics industry. Although the binary technology links the natural property of devices to be in the ON or OFF state with two logic levels, it provides the least possible information content per interconnect. Multi-valued logic (MVL) has long been considered as a means of improving the computation efficiency and reducing the power consumption of modern chips. In view of the power density limits of the conventional complementary metal-oxide-semiconductor technology, MVL technologies have recently gained even more attention, and various MVL unit devices based on conventional and emerging materials have been proposed. Herein, the recent achievements toward the development of compact MVL unit devices are reviewed. First, basic principles of MVL technologies are introduced by describing methods of obtaining multiple logic states and discussing radix-related aspects of MVL computation. Next, MVL unit devices are classified and overviewed with emphasis on principles of operation, technologies, and applications. Finally, a comparative discussion of strengths and weaknesses is provided for each class of MVL devices, and the review concludes with the outlook for the MVL field.

摘要

自从固态晶体管发明以来,二进制器件一直主导着电子行业。尽管二进制技术将器件处于导通或关断状态的自然特性与两个逻辑电平联系起来,但它每个互连所提供的信息内容是最少的。长期以来,多值逻辑(MVL)一直被视为提高现代芯片计算效率和降低功耗的一种手段。鉴于传统互补金属氧化物半导体技术的功率密度限制,MVL技术最近受到了更多关注,并且已经提出了各种基于传统材料和新兴材料的MVL单元器件。在此,对紧凑型MVL单元器件开发的最新成果进行综述。首先,通过描述获得多个逻辑状态的方法并讨论MVL计算中与基数相关的方面来介绍MVL技术的基本原理。接下来,对MVL单元器件进行分类和概述,重点是操作原理、技术和应用。最后,对每类MVL器件的优缺点进行了比较讨论,综述以MVL领域的展望作为结尾。

相似文献

1
Looking Beyond 0 and 1: Principles and Technology of Multi-Valued Logic Devices.超越0和1:多值逻辑器件的原理与技术
Adv Mater. 2022 Dec;34(51):e2108830. doi: 10.1002/adma.202108830. Epub 2022 Nov 17.
2
Negative differential transconductance device with a stepped gate dielectric for multi-valued logic circuits.用于多值逻辑电路的具有阶梯式栅极电介质的负微分跨导器件。
Nanoscale Horiz. 2020 Oct 1;5(10):1378-1385. doi: 10.1039/d0nh00163e. Epub 2020 Jul 29.
3
A Van Der Waals Reconfigurable Multi-Valued Logic Device and Circuit Based on Tunable Negative-Differential-Resistance Phenomenon.一种基于可调负微分电阻现象的范德华可重构多值逻辑器件与电路。
Adv Mater. 2022 Sep;34(36):e2202799. doi: 10.1002/adma.202202799. Epub 2022 Aug 7.
4
Light-Triggered Ternary Device and Inverter Based on Heterojunction of van der Waals Materials.基于范德华异质结的光控三元器件和反相器。
ACS Nano. 2017 Jun 27;11(6):6319-6327. doi: 10.1021/acsnano.7b02635. Epub 2017 Jun 13.
5
Multi-valued logic circuits using hybrid circuit consisting of three gates single-electron transistors (TG-SETs) and MOSFETs.使用由三个栅极单电子晶体管(TG-SET)和金属氧化物半导体场效应晶体管(MOSFET)组成的混合电路的多值逻辑电路。
J Nanosci Nanotechnol. 2008 Oct;8(10):4992-8. doi: 10.1166/jnn.2008.1287.
6
Complementary Driving between 2D Heterostructures and Surface Functionalization for Surpassing Binary Logic Devices.二维异质结构与表面功能化之间的互补驱动以超越二进制逻辑器件
ACS Appl Mater Interfaces. 2021 Feb 24;13(7):8692-8699. doi: 10.1021/acsami.0c17739. Epub 2021 Feb 15.
7
Oxide Semiconductor Heterojunction Transistor with Negative Differential Transconductance for Multivalued Logic Circuits.用于多值逻辑电路的具有负微分跨导的氧化物半导体异质结晶体管。
ACS Nano. 2024 Jan 16;18(2):1543-1554. doi: 10.1021/acsnano.3c09168. Epub 2024 Jan 3.
8
Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devices.使用 TaOx 忆阻器件的多值和模糊逻辑实现。
Sci Rep. 2018 Jan 8;8(1):8. doi: 10.1038/s41598-017-18329-3.
9
Systematic Control of Negative Transconductance in Organic Heterojunction Transistor for High-Performance, Low-Power Flexible Ternary Logic Circuits.用于高性能、低功耗柔性三进制逻辑电路的有机异质结晶体管中负跨导的系统控制。
Small. 2021 Nov;17(46):e2103365. doi: 10.1002/smll.202103365. Epub 2021 Oct 11.
10
Functionalized Organic Material Platform for Realization of Ternary Logic Circuit.用于实现三值逻辑电路的功能化有机材料平台
ACS Appl Mater Interfaces. 2020 Feb 5;12(5):6119-6126. doi: 10.1021/acsami.9b18772. Epub 2020 Jan 21.

引用本文的文献

1
Reconfigurable binary and ternary logic devices enabling logic state modulation.可重构二进制和三值逻辑器件实现逻辑状态调制。
Nat Commun. 2025 Jul 22;16(1):6740. doi: 10.1038/s41467-025-62116-y.
2
An area and power efficient ternary serial adder using phase composite ZnO stack channel FETs.一种使用相位复合氧化锌堆叠沟道场效应晶体管的面积和功耗高效三进制串行加法器。
Nanoscale Adv. 2025 Apr 8;7(11):3508-3513. doi: 10.1039/d5na00045a. eCollection 2025 May 27.
3
Temperature-Dependent Phase Transition in WS for Reinforcing Band-to-Band Tunneling and Photoreactive Random Access Memory Application.
用于增强带间隧穿和光反应性随机存取存储器应用的WS中温度依赖的相变
Small Sci. 2023 Nov 21;4(2):2300202. doi: 10.1002/smsc.202300202. eCollection 2024 Feb.
4
High-performance ternary logic circuits and neural networks based on carbon nanotube source-gating transistors.基于碳纳米管源极栅控晶体管的高性能三值逻辑电路和神经网络。
Sci Adv. 2025 Jan 10;11(2):eadt1909. doi: 10.1126/sciadv.adt1909.
5
Optics-Enabled Highly Scalable Inverter for Multi-Valued Logic.用于多值逻辑的光学驱动高可扩展逆变器
Laser Photon Rev. 2024 Dec;18(12):2301046. doi: 10.1002/lpor.202301046. Epub 2024 Aug 3.
6
Photophore-Anchored Molecular Switch for High-Performance Nonvolatile Organic Memory Transistor.用于高性能非易失性有机存储晶体管的光致发光体锚定分子开关。
Adv Sci (Weinh). 2024 Jun;11(23):e2401482. doi: 10.1002/advs.202401482. Epub 2024 Mar 30.
7
A reconfigurable binary/ternary logic conversion-in-memory based on drain-aligned floating-gate heterojunction transistors.基于漏极对准浮栅异质结晶体管的可重构二进制/三进制逻辑存储转换。
Nat Commun. 2023 Jun 23;14(1):3757. doi: 10.1038/s41467-023-39394-5.
8
Transport Characteristics of Silicon Multi-Quantum-Dot Transistor Analyzed by Means of Experimental Parametrization Based on Single-Hole Tunneling Model.基于单空穴隧穿模型的实验参数化方法分析硅多量子点晶体管的输运特性
Nanomaterials (Basel). 2023 Jun 5;13(11):1809. doi: 10.3390/nano13111809.