Chaotic neuron models and their VLSI circuit implementations. - Suppr | 超能文献

Chaotic neuron models and their VLSI circuit implementations.

作者信息

Hsu C C, Gobovic D, Zaghloul M E, Szu H H

机构信息

Center for Adv. Comput. Studies, Southwestern Louisiana Univ., Lafayette, LA.

出版信息

IEEE Trans Neural Netw. 1996;7(6):1339-50. doi: 10.1109/72.548163.

DOI:10.1109/72.548163

Abstract

The design of a chaotic neuron model is proposed and implemented in a CMOS very large scale integration (VLSI) chip. The transfer function of the neuron is defined as a piecewise linear (PWL) N-shaped function. In this paper, the new concept of the baseline function is introduced. It is the mapping of the neuron state to the neuron output. It is used to control the chaotic behavior of collective neurons. The chaotic behavior is analyzed and verified by Lyapunov exponents. An analog CMOS chip was designed to implement the theory and it was fabricated through the MOSIS program. The measurement diagnoses of the chip is demonstrated.

摘要

相似文献

1

Chaotic neuron models and their VLSI circuit implementations.

IEEE Trans Neural Netw. 1996;7(6):1339-50. doi: 10.1109/72.548163.

2

Neuron-synapse IC chip-set for large-scale chaotic neural networks.

IEEE Trans Neural Netw. 2003;14(5):1393-404. doi: 10.1109/TNN.2003.816349.

3

Implementation of an integrated op-amp based chaotic neuron model and observation of its chaotic dynamics.

Chaos. 2011 Mar;21(1):013105. doi: 10.1063/1.3548064.

4

A programmable analog VLSI neural network processor for communication receivers.

IEEE Trans Neural Netw. 1993;4(3):484-95. doi: 10.1109/72.217191.

5

A generalized analog implementation of piecewise linear neuron models using CCII building blocks.

Neural Netw. 2014 Mar;51:26-38. doi: 10.1016/j.neunet.2013.12.004. Epub 2013 Dec 12.

6

A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning.

IEEE Trans Neural Netw. 1991;2(4):461-4. doi: 10.1109/72.88166.

7

Design and Implementation of Autonomous and Non-Autonomous Time-Delay Chaotic System Based on Field Programmable Analog Array.

Entropy (Basel). 2019 Apr 26;21(5):437. doi: 10.3390/e21050437.

8

An ultra-low-voltage electronic implementation of inertial neuron model with nonmonotonous Liao's activation function.

Network. 2015;26(3-4):116-35. doi: 10.3109/0954898X.2016.1157733. Epub 2016 Mar 30.

9

Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Channel Kinetics.

IEEE Trans Biomed Circuits Syst. 2010 Jun;4(3):139-48. doi: 10.1109/TBCAS.2010.2048566.

10

An analog CMOS chip set for neural networks with arbitrary topologies.

IEEE Trans Neural Netw. 1993;4(3):441-4. doi: 10.1109/72.217186.

文献AI研究员

20分钟写一篇综述，助力文献阅读效率提升50倍。

用中文搜PubMed

大模型驱动的PubMed中文搜索引擎

文档翻译

学术文献翻译模型，支持多种主流文档格式。