• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

一种基于闭环压缩感知的神经记录系统。

A closed-loop compressive-sensing-based neural recording system.

作者信息

Zhang Jie, Mitra Srinjoy, Suo Yuanming, Cheng Andrew, Xiong Tao, Michon Frederic, Welkenhuysen Marleen, Kloosterman Fabian, Chin Peter S, Hsiao Steven, Tran Trac D, Yazicioglu Firat, Etienne-Cummings Ralph

机构信息

Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, USA.

出版信息

J Neural Eng. 2015 Jun;12(3):036005. doi: 10.1088/1741-2560/12/3/036005. Epub 2015 Apr 15.

DOI:10.1088/1741-2560/12/3/036005
PMID:25874929
Abstract

OBJECTIVE

This paper describes a low power closed-loop compressive sensing (CS) based neural recording system. This system provides an efficient method to reduce data transmission bandwidth for implantable neural recording devices. By doing so, this technique reduces a majority of system power consumption which is dissipated at data readout interface. The design of the system is scalable and is a viable option for large scale integration of electrodes or recording sites onto a single device.

APPROACH

The entire system consists of an application-specific integrated circuit (ASIC) with 4 recording readout channels with CS circuits, a real time off-chip CS recovery block and a recovery quality evaluation block that provides a closed feedback to adaptively adjust compression rate. Since CS performance is strongly signal dependent, the ASIC has been tested in vivo and with standard public neural databases.

MAIN RESULTS

Implemented using efficient digital circuit, this system is able to achieve >10 times data compression on the entire neural spike band (500-6KHz) while consuming only 0.83uW (0.53 V voltage supply) additional digital power per electrode. When only the spikes are desired, the system is able to further compress the detected spikes by around 16 times. Unlike other similar systems, the characteristic spikes and inter-spike data can both be recovered which guarantes a >95% spike classification success rate. The compression circuit occupied 0.11mm(2)/electrode in a 180nm CMOS process. The complete signal processing circuit consumes <16uW/electrode.

SIGNIFICANCE

Power and area efficiency demonstrated by the system make it an ideal candidate for integration into large recording arrays containing thousands of electrode. Closed-loop recording and reconstruction performance evaluation further improves the robustness of the compression method, thus making the system more practical for long term recording.

摘要

目的

本文介绍了一种基于低功耗闭环压缩感知(CS)的神经记录系统。该系统提供了一种有效的方法来降低植入式神经记录设备的数据传输带宽。通过这样做,该技术减少了在数据读出接口处耗散的大部分系统功耗。该系统的设计具有可扩展性,是将电极或记录位点大规模集成到单个设备上的可行选择。

方法

整个系统由一个具有4个带CS电路的记录读出通道的专用集成电路(ASIC)、一个实时片外CS恢复模块和一个恢复质量评估模块组成,该评估模块提供闭环反馈以自适应调整压缩率。由于CS性能强烈依赖于信号,因此该ASIC已在体内和标准公共神经数据库中进行了测试。

主要结果

该系统采用高效数字电路实现,能够在整个神经尖峰频段(500 - 6KHz)实现>10倍的数据压缩,同时每个电极仅消耗0.83μW(电源电压0.53V)的额外数字功率。当只需要尖峰时,该系统能够将检测到的尖峰进一步压缩约16倍。与其他类似系统不同,特征尖峰和尖峰间数据都可以恢复,这保证了>95%的尖峰分类成功率。在180nm CMOS工艺中,压缩电路每电极占用0.11mm²。完整的信号处理电路每电极消耗<16μW。

意义

该系统展示的功率和面积效率使其成为集成到包含数千个电极的大型记录阵列中的理想候选者。闭环记录和重建性能评估进一步提高了压缩方法的鲁棒性,从而使该系统更适用于长期记录。

相似文献

1
A closed-loop compressive-sensing-based neural recording system.一种基于闭环压缩感知的神经记录系统。
J Neural Eng. 2015 Jun;12(3):036005. doi: 10.1088/1741-2560/12/3/036005. Epub 2015 Apr 15.
2
A 0.7 V, 40 nW Compact, Current-Mode Neural Spike Detector in 65 nm CMOS.一款采用65纳米互补金属氧化物半导体(CMOS)技术的0.7伏、40纳瓦紧凑型电流模式神经尖峰探测器。
IEEE Trans Biomed Circuits Syst. 2016 Apr;10(2):309-18. doi: 10.1109/TBCAS.2015.2432834. Epub 2015 Jul 7.
3
Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems.用于神经假体系统的植入式数字脉冲排序电路的功率可行性。
IEEE Trans Neural Syst Rehabil Eng. 2005 Sep;13(3):272-9. doi: 10.1109/TNSRE.2005.854307.
4
Deep compressive autoencoder for action potential compression in large-scale neural recording.深度压缩自动编码器用于大规模神经记录中的动作电位压缩。
J Neural Eng. 2018 Dec;15(6):066019. doi: 10.1088/1741-2552/aae18d. Epub 2018 Sep 14.
5
Ultra-low noise miniaturized neural amplifier with hardware averaging.具有硬件平均功能的超低噪声微型神经放大器。
J Neural Eng. 2015 Aug;12(4):046024. doi: 10.1088/1741-2560/12/4/046024. Epub 2015 Jun 17.
6
A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter.一款具备尖峰特征提取功能和超宽带发射器的128通道6毫瓦无线神经记录集成电路。
IEEE Trans Neural Syst Rehabil Eng. 2009 Aug;17(4):312-21. doi: 10.1109/TNSRE.2009.2021607. Epub 2009 May 8.
7
A TinyOS-enabled MICA2-based wireless neural interface.一种基于支持TinyOS的MICA2的无线神经接口。
IEEE Trans Biomed Eng. 2006 Jul;53(7):1416-24. doi: 10.1109/TBME.2006.873760.
8
A low-power programmable neural spike detection channel with embedded calibration and data compression.一种低功耗可编程神经尖峰检测通道,具有嵌入式校准和数据压缩功能。
IEEE Trans Biomed Circuits Syst. 2012 Apr;6(2):87-100. doi: 10.1109/TBCAS.2012.2187352.
9
The design and hardware implementation of a low-power real-time seizure detection algorithm.一种低功耗实时癫痫发作检测算法的设计与硬件实现
J Neural Eng. 2009 Oct;6(5):056005. doi: 10.1088/1741-2560/6/5/056005. Epub 2009 Aug 28.
10
A 1.2V 1.5 microW 4 kS/s 10b Pipelined ADC for electroencephalogram applications.一款用于脑电图应用的1.2V、1.5微瓦、4千采样每秒、10位流水线模数转换器。
Annu Int Conf IEEE Eng Med Biol Soc. 2008;2008:5881-4. doi: 10.1109/IEMBS.2008.4650552.

引用本文的文献

1
A hardware-efficient on-implant spike compression processor based on VQ-DAE for brain-implantable microsystems.一种基于VQ-DAE的用于脑植入式微系统的硬件高效植入式尖峰压缩处理器。
Med Biol Eng Comput. 2025 Feb 8. doi: 10.1007/s11517-025-03317-x.
2
Compressed Sensing of Extracellular Neurophysiology Signals: A Review.细胞外神经生理学信号的压缩感知:综述
Front Neurosci. 2021 Aug 26;15:682063. doi: 10.3389/fnins.2021.682063. eCollection 2021.
3
Multi-Channel Neural Recording Implants: A Review.多通道神经记录植入物:综述。
Sensors (Basel). 2020 Feb 7;20(3):904. doi: 10.3390/s20030904.
4
A Bidirectional Neural Interface IC With Chopper Stabilized BioADC Array and Charge Balanced Stimulator.一种具有斩波稳定生物模数转换器阵列和电荷平衡刺激器的双向神经接口集成电路。
IEEE Trans Biomed Circuits Syst. 2016 Oct;10(5):990-1002. doi: 10.1109/TBCAS.2016.2614845. Epub 2016 Nov 8.
5
Implantable neurotechnologies: a review of integrated circuit neural amplifiers.可植入神经技术:集成电路神经放大器综述
Med Biol Eng Comput. 2016 Jan;54(1):45-62. doi: 10.1007/s11517-015-1431-3. Epub 2016 Jan 22.