• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于神经假体中自适应滤波器的专用指令集处理器(ASIP)

An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics.

作者信息

Xin Yao, Li Will X Y, Zhang Zhaorui, Cheung Ray C C, Song Dong, Berger Theodore W

出版信息

IEEE/ACM Trans Comput Biol Bioinform. 2015 Sep-Oct;12(5):1034-47. doi: 10.1109/TCBB.2015.2440248.

DOI:10.1109/TCBB.2015.2440248
PMID:26451817
Abstract

Neural coding is an essential process for neuroprosthetic design, in which adaptive filters have been widely utilized. In a practical application, it is needed to switch between different filters, which could be based on continuous observations or point process, when the neuron models, conditions, or system requirements have changed. As candidates of coding chip for neural prostheses, low-power general purpose processors are not computationally efficient especially for large scale neural population coding. Application specific integrated circuits (ASICs) do not have flexibility to switch between different adaptive filters while the cost for design and fabrication is formidable. In this research work, we explore an application specific instruction set processor (ASIP) for adaptive filters in neural decoding activity. The proposed architecture focuses on efficient computation for the most time-consuming matrix/vector operations among commonly used adaptive filters, being able to provide both flexibility and throughput. Evaluation and implementation results are provided to demonstrate that the proposed ASIP design is area-efficient while being competitive to commercial CPUs in computational performance.

摘要

神经编码是神经假体设计的一个重要过程,其中自适应滤波器已被广泛应用。在实际应用中,当神经元模型、条件或系统要求发生变化时,需要在不同的滤波器之间进行切换,这些切换可以基于连续观测或点过程。作为神经假体编码芯片的候选方案,低功耗通用处理器在计算效率上并不高,特别是对于大规模神经群体编码。专用集成电路(ASIC)在不同自适应滤波器之间切换时缺乏灵活性,同时设计和制造的成本也很高。在这项研究工作中,我们探索了一种用于神经解码活动中自适应滤波器的专用指令集处理器(ASIP)。所提出的架构专注于对常用自适应滤波器中最耗时的矩阵/向量运算进行高效计算,能够同时提供灵活性和吞吐量。通过评估和实现结果表明,所提出的ASIP设计在面积上是高效的,并且在计算性能上与商用CPU具有竞争力。

相似文献

1
An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics.用于神经假体中自适应滤波器的专用指令集处理器(ASIP)
IEEE/ACM Trans Comput Biol Bioinform. 2015 Sep-Oct;12(5):1034-47. doi: 10.1109/TCBB.2015.2440248.
2
Design and validation of a real-time spiking-neural-network decoder for brain-machine interfaces.设计和验证用于脑机接口的实时尖峰神经网络解码器。
J Neural Eng. 2013 Jun;10(3):036008. doi: 10.1088/1741-2560/10/3/036008. Epub 2013 Apr 10.
3
Toward energy efficient neural interfaces.朝着能量高效的神经接口迈进。
IEEE Trans Biomed Eng. 2009 Nov;56(11 Pt 2):2697-700. doi: 10.1109/TBME.2009.2029704. Epub 2009 Aug 25.
4
Hardware considerations of a spatial filter for decorrelating high-density multielectrode neural recordings.用于去相关高密度多电极神经记录的空间滤波器的硬件考量
Conf Proc IEEE Eng Med Biol Soc. 2006;2006:1244-7. doi: 10.1109/IEMBS.2006.259867.
5
A closed-loop compressive-sensing-based neural recording system.一种基于闭环压缩感知的神经记录系统。
J Neural Eng. 2015 Jun;12(3):036005. doi: 10.1088/1741-2560/12/3/036005. Epub 2015 Apr 15.
6
Real-Time Neural Signals Decoding onto Off-the-Shelf DSP Processors for Neuroprosthetic Applications.用于神经假体应用的现成DSP处理器上的实时神经信号解码
IEEE Trans Neural Syst Rehabil Eng. 2016 Sep;24(9):993-1002. doi: 10.1109/TNSRE.2016.2527696. Epub 2016 May 2.
7
NEUSORT2.0: a multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule.NEUSORT2.0:一种具有脉动阵列缓冲区和通道交织处理调度的多通道神经信号处理器。
Annu Int Conf IEEE Eng Med Biol Soc. 2008;2008:5029-32. doi: 10.1109/IEMBS.2008.4650343.
8
Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems.用于神经假体系统的植入式数字脉冲排序电路的功率可行性。
IEEE Trans Neural Syst Rehabil Eng. 2005 Sep;13(3):272-9. doi: 10.1109/TNSRE.2005.854307.
9
HermesB: a continuous neural recording system for freely behaving primates.HermesB:一种用于自由活动灵长类动物的连续神经记录系统。
IEEE Trans Biomed Eng. 2007 Nov;54(11):2037-50. doi: 10.1109/TBME.2007.895753.
10
Low power and high accuracy spike sorting microprocessor with on-line interpolation and re-alignment in 90 nm CMOS process.采用90纳米互补金属氧化物半导体工艺、具备在线插值和重新对齐功能的低功耗高精度脉冲排序微处理器。
Annu Int Conf IEEE Eng Med Biol Soc. 2012;2012:4485-8. doi: 10.1109/EMBC.2012.6346963.