• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

忆阻可编程晶体管。

Memristively programmable transistors.

作者信息

Tappertzhofen S, Nielen L, Valov I, Waser R

机构信息

Chair for Micro- and Nanoelectronics, Department of Electrical Engineering and Information Technology, TU Dortmund University, Emil-Figge-Straße 68, D-44227, Dortmund, Germany.

aixACCT Systems GmbH, Talbotstraße 25, D-52068 Aachen, Germany.

出版信息

Nanotechnology. 2021 Nov 5;33(4). doi: 10.1088/1361-6528/ac317f.

DOI:10.1088/1361-6528/ac317f
PMID:34670198
Abstract

When designing the gate-dielectric of a floating-gate-transistor, one must make a tradeoff between the necessity of providing an ultra-small leakage current behavior for long state retention, and a moderate to high tunneling-rate for fast programming speed. Here we report on a memristively programmable transistor that overcomes this tradeoff. The operation principle is comparable to floating-gate-transistors, but the advantage of the analyzed concept is that ions instead of electrons are used for programming. Since the mass of ions is significantly larger than the effective mass of electrons, gate-dielectrics with higher leakage current levels can be used. We demonstrate the practical feasibility of the device using a proof-of-concept study based on a micrometer-sized thin-film transistor and LT-Spice simulations of 32 nm transistors. Memristively programmable transistors have the potential of high programming endurance and retention times, fast programming speeds, and high scalability.

摘要

在设计浮栅晶体管的栅极电介质时,必须在为长时间状态保持提供超小漏电流行为的必要性与为实现快速编程速度而保持适度到高隧穿率之间进行权衡。在此,我们报告一种克服了这种权衡的忆阻可编程晶体管。其工作原理与浮栅晶体管类似,但所分析概念的优势在于使用离子而非电子进行编程。由于离子的质量明显大于电子的有效质量,因此可以使用具有更高漏电流水平的栅极电介质。我们通过基于微米级薄膜晶体管的概念验证研究以及对32纳米晶体管的LT-Spice模拟,证明了该器件的实际可行性。忆阻可编程晶体管具有高编程耐久性和保持时间、快速编程速度以及高可扩展性的潜力。

相似文献

1
Memristively programmable transistors.忆阻可编程晶体管。
Nanotechnology. 2021 Nov 5;33(4). doi: 10.1088/1361-6528/ac317f.
2
Tuning Ambipolarity of the Conjugated Polymer Channel Layers of Floating-Gate Free Transistors: From Volatile Memories to Artificial Synapses.浮栅型场效应晶体管中共轭聚合物沟道层的双极性调节:从易失性存储器到人工突触。
Adv Sci (Weinh). 2022 Nov;9(31):e2203025. doi: 10.1002/advs.202203025. Epub 2022 Aug 19.
3
Nonvolatile Transistor Memory with Self-Assembled Semiconducting Polymer Nanodomain Floating Gates.具有自组装半导体聚合物纳米域浮栅的非易失性晶体管存储器。
ACS Appl Mater Interfaces. 2016 Dec 14;8(49):33863-33873. doi: 10.1021/acsami.6b12376. Epub 2016 Dec 2.
4
Fully Transparent and Sensitivity-Programmable Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistor-Based Biosensor Platforms with Resistive Switching Memories.基于电阻式开关存储器的全透明和灵敏度可编程非晶态铟镓锌氧化物薄膜晶体管生物传感器平台。
Sensors (Basel). 2021 Jun 28;21(13):4435. doi: 10.3390/s21134435.
5
A Hybrid Gate Dielectrics of Ion Gel with Ultra-Thin Passivation Layer for High-Performance Transistors Based on Two-Dimensional Semiconductor Channels.用于基于二维半导体沟道的高性能晶体管的具有超薄钝化层的离子凝胶混合栅介质
Sci Rep. 2017 Oct 27;7(1):14194. doi: 10.1038/s41598-017-14649-6.
6
Retention characteristics of Schottky barrier tunneling transistor-nano floating gate memory with various side walls.具有不同侧壁的肖特基势垒隧穿晶体管-纳米浮栅存储器的保持特性
J Nanosci Nanotechnol. 2011 Jan;11(1):314-7. doi: 10.1166/jnn.2011.3159.
7
Graphene nano-floating gate transistor memory on plastic.塑料上的石墨烯纳米浮栅晶体管存储器。
Nanoscale. 2014 Dec 21;6(24):15286-92. doi: 10.1039/c4nr04117h. Epub 2014 Nov 10.
8
Polarized Tunneling Transistor for Ultrafast Memory.用于超快速存储的极化隧道晶体管。
ACS Nano. 2023 Jul 11;17(13):12374-12382. doi: 10.1021/acsnano.3c01786. Epub 2023 Jun 20.
9
One-Transistor-One-Transistor (1T1T) Optoelectronic Nonvolatile MoS Memory Cell with Nondestructive Read-Out.基于 1T1T 结构的 MoS 光电非易失性存储单元及其无损读出特性
ACS Appl Mater Interfaces. 2017 Aug 9;9(31):26357-26362. doi: 10.1021/acsami.7b07077. Epub 2017 Jul 26.
10
Highly parallel and ultra-low-power probabilistic reasoning with programmable gaussian-like memory transistors.利用可编程类高斯存储晶体管实现的高度并行和超低功耗概率推理。
Nat Commun. 2024 Mar 18;15(1):2439. doi: 10.1038/s41467-024-46681-2.