• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

一种用于动态部分可重构架构的模型驱动平台:水印系统案例研究

A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking System.

作者信息

Dalbouchi Roukaya, Trabelsi Chiraz, Elhajji Majdi, Zitouni Abdelkrim

机构信息

Laboratory of Electronics and Microelectronics, University of Monastir, Monastir 5000, Tunisia.

Learning, Data and Robotics Lab, ESIEA Engineering School, 94200 Paris, France.

出版信息

Micromachines (Basel). 2023 Feb 19;14(2):481. doi: 10.3390/mi14020481.

DOI:10.3390/mi14020481
PMID:36838181
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC9964074/
Abstract

The reconfigurable feature of FPGAs (Field-Programmable Gate Arrays) has made them a very attractive solution for implementing adaptive systems-on-chip. However, this implies additional design tasks to handle system reconfiguration and control, which increases design complexity. To address this issue, this paper proposes a model-driven design flow that guides the designer through the description of the different elements of a reconfigurable system. It is based on high-level modeling using an extended version of the MARTE (Modeling and Analysis of Real-Time and Embedded systems) UML (Unified Modeling Language) profile. Both centralized and decentralized reconfiguration decision-making solutions are possible with the proposed flow, allowing it to adapt to various reconfigurable systems constraints. It also integrates the IP-XACT standard (standard for the description of electronic Intellectual Properties), allowing the designer to easily target different technologies and commercial FPGAs by reusing both high-level models and actual IP-XACT hardware components. At the end of the flow, the implementation code is generated automatically from the high-level models. The proposed design flow was validated through a reconfigurable video watermarking application as a case study. Experimental results showed that the generated system allowed a good trade-off between resource usage, power consumption, execution time, and image quality compared to static implementations. This hardware efficiency was achieved in a very short time thanks to the design acceleration and automation offered by model-driven engineering.

摘要

现场可编程门阵列(FPGA)的可重构特性使其成为实现自适应片上系统极具吸引力的解决方案。然而,这意味着需要额外的设计任务来处理系统重构和控制,从而增加了设计复杂性。为解决此问题,本文提出了一种模型驱动的设计流程,该流程通过对可重构系统的不同元素进行描述来指导设计者。它基于使用MARTE(实时和嵌入式系统建模与分析)UML(统一建模语言)概要文件的扩展版本进行高级建模。所提出的流程既可以采用集中式也可以采用分散式重构决策解决方案,使其能够适应各种可重构系统约束。它还集成了IP-XACT标准(电子知识产权描述标准),允许设计者通过重用高级模型和实际的IP-XACT硬件组件轻松地针对不同技术和商用FPGA。在流程结束时,实现代码会从高级模型中自动生成。所提出的设计流程通过一个可重构视频水印应用作为案例研究进行了验证。实验结果表明,与静态实现相比,生成的系统在资源使用、功耗、执行时间和图像质量之间实现了良好的权衡。由于模型驱动工程提供的设计加速和自动化,这种硬件效率在很短的时间内就得以实现。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/4739979b3c10/micromachines-14-00481-g016.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/0d186e5cd2cb/micromachines-14-00481-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/98e21504641d/micromachines-14-00481-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ff22397afabf/micromachines-14-00481-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/06fbe6d301aa/micromachines-14-00481-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/e61aa0425061/micromachines-14-00481-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/c1f2278c4865/micromachines-14-00481-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ae2a0b3285f5/micromachines-14-00481-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6e63afee018f/micromachines-14-00481-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ae423339ff48/micromachines-14-00481-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/4ca21b4bd954/micromachines-14-00481-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/2de9cf9ce126/micromachines-14-00481-g011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6b87c6d67ff6/micromachines-14-00481-g012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6d6522751af8/micromachines-14-00481-g013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/7fe9fbcc17da/micromachines-14-00481-g014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/166a3482f7a2/micromachines-14-00481-g015.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/4739979b3c10/micromachines-14-00481-g016.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/0d186e5cd2cb/micromachines-14-00481-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/98e21504641d/micromachines-14-00481-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ff22397afabf/micromachines-14-00481-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/06fbe6d301aa/micromachines-14-00481-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/e61aa0425061/micromachines-14-00481-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/c1f2278c4865/micromachines-14-00481-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ae2a0b3285f5/micromachines-14-00481-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6e63afee018f/micromachines-14-00481-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/ae423339ff48/micromachines-14-00481-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/4ca21b4bd954/micromachines-14-00481-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/2de9cf9ce126/micromachines-14-00481-g011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6b87c6d67ff6/micromachines-14-00481-g012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/6d6522751af8/micromachines-14-00481-g013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/7fe9fbcc17da/micromachines-14-00481-g014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/166a3482f7a2/micromachines-14-00481-g015.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/ee98/9964074/4739979b3c10/micromachines-14-00481-g016.jpg

相似文献

1
A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking System.一种用于动态部分可重构架构的模型驱动平台:水印系统案例研究
Micromachines (Basel). 2023 Feb 19;14(2):481. doi: 10.3390/mi14020481.
2
Dynamically Scalable NoC Architecture for Implementing Run-Time Reconfigurable Applications.用于实现运行时可重构应用的动态可扩展片上网络架构
Micromachines (Basel). 2023 Oct 7;14(10):1913. doi: 10.3390/mi14101913.
3
A survey on FPGA-based sensor systems: towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing.基于现场可编程门阵列的传感器系统综述:面向用于计算机视觉、控制和信号处理的智能且可重构的低功耗传感器
Sensors (Basel). 2014 Mar 31;14(4):6247-78. doi: 10.3390/s140406247.
4
Flare: An FPGA-Based Full Precision Low Power CNN Accelerator with Reconfigurable Structure.Flare:一种基于现场可编程门阵列(FPGA)的具有可重构结构的全精度低功耗卷积神经网络(CNN)加速器。
Sensors (Basel). 2024 Mar 31;24(7):2239. doi: 10.3390/s24072239.
5
A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.面向嵌入式系统图像分类的异构硬件加速器。
Sensors (Basel). 2021 Apr 9;21(8):2637. doi: 10.3390/s21082637.
6
Evaluation of Fast Sample Entropy Algorithms on FPGAs: From Performance to Energy Efficiency.基于现场可编程门阵列的快速样本熵算法评估:从性能到能源效率
Entropy (Basel). 2022 Aug 23;24(9):1177. doi: 10.3390/e24091177.
7
Code generator for implementing dual tree complex wavelet transform on reconfigurable architectures for mobile applications.用于在移动应用的可重构架构上实现双树复小波变换的代码生成器。
Healthc Technol Lett. 2016 Sep 22;3(3):184-188. doi: 10.1049/htl.2016.0034. eCollection 2016 Sep.
8
High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.使用静态块浮点在现场可编程门阵列上对二维和三维卷积神经网络进行高性能加速。
IEEE Trans Neural Netw Learn Syst. 2023 Aug;34(8):4473-4487. doi: 10.1109/TNNLS.2021.3116302. Epub 2023 Aug 4.
9
On the dynamic reconfigurable implementations of MISTY1 and KASUMI block ciphers.MISTY1 和 KASUMI 分组密码的动态可重构实现。
PLoS One. 2023 Sep 28;18(9):e0291429. doi: 10.1371/journal.pone.0291429. eCollection 2023.
10
High-Performance Reconfigurable Pipeline Implementation for FPGA-Based SmartNIC.基于FPGA的智能网卡的高性能可重构流水线实现
Micromachines (Basel). 2024 Mar 27;15(4):449. doi: 10.3390/mi15040449.

引用本文的文献

1
Editorial for the Special Issue on Network on Chip (NoC) and Reconfigurable Systems.片上网络(NoC)与可重构系统特刊社论
Micromachines (Basel). 2023 Sep 17;14(9):1780. doi: 10.3390/mi14091780.