• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于二维WSe p型高性能晶体管的栅极堆叠中的超高铁电钛酸钡钙钛矿

Ultra-High- Ferroelectric BaTiO Perovskite in the Gate Stack for Two-Dimensional WSe p-Type High-Performance Transistors.

作者信息

Debashis Punyashloka, Ryu Hojoon, Steinhardt Rachel, Buragohain Pratyush, Plombon John J, Maxey Kirby, O'Brien Kevin P, Kim Raseong, Sen Gupta Arnab, Rogan Carly, Lux Jennifer, Tung I-Cheng, Adams Dominique, Gulseren Melisa, Verma Penumatcha Ashish, Shivaraman Shriram, Li Hai, Zhong Ting, Harlson Shane, Tronic Tristan, Oni Adedapo, Putna Steve, Clendenning Scott B, Metz Matthew, Radosavljevic Marko, Avci Uygar, Young Ian A

机构信息

Components Research, Intel Corporation, Hillsboro, Oregon 97124, United States.

UC Davis, Davis, California 95616, United States.

出版信息

Nano Lett. 2024 Oct 9;24(40):12353-12360. doi: 10.1021/acs.nanolett.4c02069. Epub 2024 Oct 1.

DOI:10.1021/acs.nanolett.4c02069
PMID:39351895
Abstract

The experimental demonstration of a p-type 2D WSe transistor with a ferroelectric perovskite BaTiO gate oxide is presented. The 30 nm thick BaTiO gate stack shows a robust ferroelectric hysteresis with a remanent polarization of 20 μC/cm and further enables a capacitance equivalent thickness of 0.5 nm in the hybrid WSe/BaTiO stack due to its high dielectric constant of 323. We demonstrate one of the best ON currents for perovskite gate 2D transistors in the literature. This is enabled by high-quality epitaxial growth of BaTiO and a single 2D layer transfer based fabrication method that is shown to be amenable to silicon platforms. This demonstration is an important milestone toward the integration of crystalline complex oxides with 2D channel materials for scaled CMOS and low-voltage ferroelectric logic applications.

摘要

本文展示了一种具有铁电钙钛矿BaTiO栅极氧化物的p型二维WSe晶体管的实验演示。30nm厚的BaTiO栅极堆叠表现出稳健的铁电滞回,剩余极化强度为20μC/cm²,并且由于其323的高介电常数,在混合WSe/BaTiO堆叠中实现了0.5nm的电容等效厚度。我们展示了文献中钙钛矿栅极二维晶体管最佳的导通电流之一。这得益于高质量的BaTiO外延生长以及基于单层二维层转移的制造方法,该方法已证明适用于硅平台。这一演示是将晶体复合氧化物与二维沟道材料集成用于规模化CMOS和低压铁电逻辑应用的一个重要里程碑。

相似文献

1
Ultra-High- Ferroelectric BaTiO Perovskite in the Gate Stack for Two-Dimensional WSe p-Type High-Performance Transistors.用于二维WSe p型高性能晶体管的栅极堆叠中的超高铁电钛酸钡钙钛矿
Nano Lett. 2024 Oct 9;24(40):12353-12360. doi: 10.1021/acs.nanolett.4c02069. Epub 2024 Oct 1.
2
Combining Freestanding Ferroelectric Perovskite Oxides with Two-Dimensional Semiconductors for High Performance Transistors.将独立铁电钙钛矿氧化物与二维半导体相结合用于高性能晶体管。
Nano Lett. 2022 Sep 28;22(18):7457-7466. doi: 10.1021/acs.nanolett.2c02395. Epub 2022 Sep 15.
3
Steep-Slope WSe Negative Capacitance Field-Effect Transistor.陡斜率 WSe 负电容场效应晶体管。
Nano Lett. 2018 Jun 13;18(6):3682-3687. doi: 10.1021/acs.nanolett.8b00816. Epub 2018 May 11.
4
Sustained Sub-60 mV/decade Switching via the Negative Capacitance Effect in MoS Transistors.通过 MoS 晶体管中的负电容效应实现持续的亚 60 mV/decade 切换。
Nano Lett. 2017 Aug 9;17(8):4801-4806. doi: 10.1021/acs.nanolett.7b01584. Epub 2017 Jul 12.
5
An all-two-dimensional Fe-FET retinomorphic sensor based on the novel gate dielectric InSeO.基于新型栅介质 InSeO 的全二维 Fe-FET 视网膜传感器
Nanoscale. 2023 Jun 30;15(25):10705-10714. doi: 10.1039/d3nr01567j.
6
Ultrathin ferroic HfO-ZrO superlattice gate stack for advanced transistors.用于先进晶体管的超晶格铁电 HfO-ZrO 栅堆叠
Nature. 2022 Apr;604(7904):65-71. doi: 10.1038/s41586-022-04425-6. Epub 2022 Apr 6.
7
A review of molecular beam epitaxy of ferroelectric BaTiO films on Si, Ge and GaAs substrates and their applications.硅、锗和砷化镓衬底上铁电钛酸钡薄膜的分子束外延及其应用综述。
Sci Technol Adv Mater. 2015 Jun 30;16(3):036005. doi: 10.1088/1468-6996/16/3/036005. eCollection 2015 Jun.
8
Active silicon integrated nanophotonics: ferroelectric BaTiO₃ devices.有源硅集成纳米光子学:铁电 BaTiO₃ 器件。
Nano Lett. 2014 Mar 12;14(3):1419-25. doi: 10.1021/nl404513p. Epub 2014 Feb 4.
9
Eliminating Ferroelectric Hysteresis in All-Two-Dimensional Gate-Stack Negative-Capacitance Transistors.消除全二维栅极堆叠负电容晶体管中的铁电滞回现象。
ACS Appl Mater Interfaces. 2023 Sep 27;15(38):45076-45082. doi: 10.1021/acsami.3c06161. Epub 2023 Sep 18.
10
Performance Limit of Monolayer WSe Transistors; Significantly Outperform Their MoS Counterpart.单层WSe晶体管的性能极限;显著优于其MoS同类产品。
ACS Appl Mater Interfaces. 2020 May 6;12(18):20633-20644. doi: 10.1021/acsami.0c01750. Epub 2020 Apr 21.