• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

Reconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing for Complementary Logic.

作者信息

Hsu Ting-Hao, Liu Hefei, Liao Han-Ting, Zhang Hongming, Zhao Jian, Hiramony Nishat Tasnim, Hossain Sushmit, Liu Zerui, Ye Jiacheng, Wang Han, Wu Wei

机构信息

Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California 90089, United States.

John A. Paulson School of Engineering and Applied Sciences, Harvard University, Cambridge, Massachusetts 02138, United States.

出版信息

ACS Nano. 2024 Dec 24;18(51):34986-34995. doi: 10.1021/acsnano.4c13295. Epub 2024 Dec 10.

DOI:10.1021/acsnano.4c13295
PMID:39655828
Abstract

The emergence of reconfigurable field effect transistors has introduced a more efficient method for realizing reconfigurable circuits, significantly lowering hardware overhead and enhancing versatility. However, these devices often suffer from asymmetric transfer curves, impacting logic gate performance and reliability. This work investigates the use of the van der Waals junction field effect transistor (JFET) for reconfigurable circuit applications. We present a reconfigurable JFET realized through WSe/MoS van der Waals integrated heterojunctions with an optimized polarity gate design that effectively addresses the issues of unmatched threshold voltages between n- and p- FETs while also anchoring threshold voltages and reducing subthreshold swing. A complementary reconfigurable JFET inverter with the proposed gate design was demonstrated, showcasing excellent switching characteristics, symmetric transfer characteristics, and reduced power consumption, achieving a noise margin of 96.3% and a high gain of 153.82. The study further demonstrates the construction of reconfigurable NOR/NAND and XOR/XNOR logic gates with symmetric profiles and sharp switching, underscoring the versatility and effectiveness of the proposed approach. These findings highlight the potential of WSe/MoS JFETs in advancing low-power, high-performance, reconfigurable electronic circuits within the CMOS framework.

摘要

相似文献

1
Reconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing for Complementary Logic.
ACS Nano. 2024 Dec 24;18(51):34986-34995. doi: 10.1021/acsnano.4c13295. Epub 2024 Dec 10.
2
Reconfigurable Multifunctional van der Waals Ferroelectric Devices and Logic Circuits.可重构多功能范德华铁电器件与逻辑电路
ACS Nano. 2023 Nov 14;17(21):21865-21877. doi: 10.1021/acsnano.3c07952. Epub 2023 Oct 21.
3
High-Performance Field-Effect Transistor and Logic Gates Based on GaS-MoS van der Waals Heterostructure.基于硫化镓-二硫化钼范德华异质结构的高性能场效应晶体管及逻辑门
ACS Appl Mater Interfaces. 2020 Jan 29;12(4):5106-5112. doi: 10.1021/acsami.9b20077. Epub 2020 Jan 14.
4
Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Thin Film Transistors.基于高性能双栅双极性 WSe 薄膜晶体管的级联逻辑门。
ACS Nano. 2023 Jul 11;17(13):12798-12808. doi: 10.1021/acsnano.3c03932. Epub 2023 Jun 28.
5
Optoelectronic Reconfigurable Logic Gates Based on Two-Dimensional Vertical Field-Effect Transistors.基于二维垂直场效应晶体管的光电可重构逻辑门
Nano Lett. 2024 Nov 6;24(44):14058-14065. doi: 10.1021/acs.nanolett.4c04034. Epub 2024 Oct 28.
6
SnSe/MoS van der Waals Heterostructure Junction Field-Effect Transistors with Nearly Ideal Subthreshold Slope.SnSe/MoS 范德华异质结结场效应晶体管,具有近乎理想的亚阈值斜率。
Adv Mater. 2019 Dec;31(49):e1902962. doi: 10.1002/adma.201902962. Epub 2019 Oct 16.
7
Reconfigurable Phototransistors Driven by Gate-Dependent Carrier Modulation in WSe/TaNiSe van der Waals Heterojunctions.基于WSe/TaNiSe范德华异质结中栅极依赖载流子调制驱动的可重构光电晶体管。
ACS Nano. 2025 Jan 14;19(1):1302-1315. doi: 10.1021/acsnano.4c13679. Epub 2024 Dec 23.
8
Nonvolatile Reconfigurable Logic Device Based on Photoinduced Interfacial Charge Trapping in van der Waals Gap.基于范德华间隙中光诱导界面电荷俘获的非易失性可重构逻辑器件
ACS Appl Mater Interfaces. 2024 May 1;16(17):22131-22138. doi: 10.1021/acsami.4c01627. Epub 2024 Apr 17.
9
Dual-Mode Reconfigurable Split-Gate Logic Transistor through Van der Waals Integration.通过范德华集成实现的双模可重构分裂栅逻辑晶体管
J Phys Chem Lett. 2024 Oct 3;15(39):9979-9986. doi: 10.1021/acs.jpclett.4c02397. Epub 2024 Sep 24.
10
Heterostructure WSe-GaO Junction Field-Effect Transistor for Low-Dimensional High-Power Electronics.二维高性能电子学用 WSe-GaO 异质结结场效应晶体管
ACS Appl Mater Interfaces. 2018 Sep 5;10(35):29724-29729. doi: 10.1021/acsami.8b07030. Epub 2018 Aug 24.