• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

基于忆阻器的纳米级交叉开关存储器的写入和读取。

Writing to and reading from a nano-scale crossbar memory based on memristors.

作者信息

Vontobel Pascal O, Robinett Warren, Kuekes Philip J, Stewart Duncan R, Straznicky Joseph, Stanley Williams R

机构信息

Hewlett-Packard Laboratories, 1501 Page Mill Road, Palo Alto, CA 94304, USA.

出版信息

Nanotechnology. 2009 Oct 21;20(42):425204. doi: 10.1088/0957-4484/20/42/425204. Epub 2009 Sep 25.

DOI:10.1088/0957-4484/20/42/425204
PMID:19779237
Abstract

We present a design study for a nano-scale crossbar memory system that uses memristors with symmetrical but highly nonlinear current-voltage characteristics as memory elements. The memory is non-volatile since the memristors retain their state when un-powered. In order to address the nano-wires that make up this nano-scale crossbar, we use two coded demultiplexers implemented using mixed-scale crossbars (in which CMOS-wires cross nano-wires and in which the crosspoint junctions have one-time configurable memristors). This memory system does not utilize the kind of devices (diodes or transistors) that are normally used to isolate the memory cell being written to and read from in conventional memories. Instead, special techniques are introduced to perform the writing and the reading operation reliably by taking advantage of the nonlinearity of the type of memristors used. After discussing both writing and reading strategies for our memory system in general, we focus on a 64 x 64 memory array and present simulation results that show the feasibility of these writing and reading procedures. Besides simulating the case where all device parameters assume exactly their nominal value, we also simulate the much more realistic case where the device parameters stray around their nominal value: we observe a degradation in margins, but writing and reading is still feasible. These simulation results are based on a device model for memristors derived from measurements of fabricated devices in nano-scale crossbars using Pt and Ti nano-wires and using oxygen-depleted TiO(2) as the switching material.

摘要

我们展示了一种用于纳米级交叉开关存储系统的设计研究,该系统使用具有对称但高度非线性电流 - 电压特性的忆阻器作为存储元件。由于忆阻器在未通电时保持其状态,所以该存储器是非易失性的。为了寻址构成此纳米级交叉开关的纳米线,我们使用了两个采用混合尺度交叉开关实现的编码解复用器(其中CMOS线与纳米线交叉,并且交叉点结具有一次性可配置的忆阻器)。该存储系统不使用传统存储器中通常用于隔离正在写入和读取的存储单元的那种器件(二极管或晶体管)。相反,通过利用所使用的忆阻器类型的非线性,引入了特殊技术来可靠地执行写入和读取操作。在总体讨论了我们存储系统的写入和读取策略之后,我们重点关注一个64×64的存储阵列,并给出了模拟结果,这些结果表明了这些写入和读取过程的可行性。除了模拟所有器件参数都恰好取其标称值的情况外,我们还模拟了器件参数在其标称值附近波动的更实际情况:我们观察到裕度有所下降,但写入和读取仍然可行。这些模拟结果基于从使用Pt和Ti纳米线以及使用贫氧TiO(2)作为开关材料的纳米级交叉开关中制造的器件的测量得出的忆阻器器件模型。

相似文献

1
Writing to and reading from a nano-scale crossbar memory based on memristors.基于忆阻器的纳米级交叉开关存储器的写入和读取。
Nanotechnology. 2009 Oct 21;20(42):425204. doi: 10.1088/0957-4484/20/42/425204. Epub 2009 Sep 25.
2
Defect-tolerant architectures for nanoelectronic crossbar memories.用于纳米电子交叉开关存储器的容错架构。
J Nanosci Nanotechnol. 2007 Jan;7(1):151-67.
3
Training and operation of an integrated neuromorphic network based on metal-oxide memristors.基于金属氧化物忆阻器的集成神经形态网络的训练和操作。
Nature. 2015 May 7;521(7550):61-4. doi: 10.1038/nature14441.
4
A theoretical model for Schottky diodes for excluding the sneak current in cross bar array resistive memory.肖特基二极管的理论模型,用于消除交叉点存储的 sneak 电流。
Nanotechnology. 2010 Sep 24;21(38):385202. doi: 10.1088/0957-4484/21/38/385202. Epub 2010 Aug 26.
5
A Pt/TiO(2)/Ti Schottky-type selection diode for alleviating the sneak current in resistance switching memory arrays.用于缓解阻变存储阵列中 sneak 电流的 Pt/TiO(2)/Ti 肖特基型选择二极管。
Nanotechnology. 2010 May 14;21(19):195201. doi: 10.1088/0957-4484/21/19/195201. Epub 2010 Apr 19.
6
A memristor-based nonvolatile latch circuit.基于忆阻器的非易失性锁存电路。
Nanotechnology. 2010 Jun 11;21(23):235203. doi: 10.1088/0957-4484/21/23/235203. Epub 2010 May 17.
7
Linear conductance update improvement of CMOS-compatible second-order memristors for fast and energy-efficient training of a neural network using a memristor crossbar array.用于使用忆阻器交叉阵列对神经网络进行快速且节能训练的CMOS兼容二阶忆阻器的线性电导更新改进
Nanoscale Horiz. 2023 Sep 26;8(10):1366-1376. doi: 10.1039/d3nh00121k.
8
Resistive switching characteristics of polymer non-volatile memory devices in a scalable via-hole structure.具有可扩展通孔结构的聚合物非易失性存储器件的电阻开关特性
Nanotechnology. 2009 Jan 14;20(2):025201. doi: 10.1088/0957-4484/20/2/025201. Epub 2008 Dec 9.
9
Large-scale fabrication of titanium-rich perovskite PZT submicro/nano wires and their electromechanical properties.大规模制备富钛钙钛矿 PZT 亚微米/纳米线及其机电性能。
IEEE Trans Ultrason Ferroelectr Freq Control. 2009 Sep;56(9):1813-9. doi: 10.1109/TUFFC.2009.1254.
10
Electronic two-terminal bistable graphitic memories.电子双端双稳态石墨存储器。
Nat Mater. 2008 Dec;7(12):966-71. doi: 10.1038/nmat2331. Epub 2008 Nov 16.

引用本文的文献

1
Performance analysis of DNA crossbar arrays for high-density memory storage applications.DNA 交叉点阵列在高密度存储应用中的性能分析。
Sci Rep. 2023 Apr 24;13(1):6650. doi: 10.1038/s41598-023-33004-6.
2
Today's computing challenges: opportunities for computer hardware design.当今的计算挑战:计算机硬件设计的机遇。
PeerJ Comput Sci. 2021 Mar 30;7:e420. doi: 10.7717/peerj-cs.420. eCollection 2021.
3
Single-Readout High-Density Memristor Crossbar.单读出高密度忆阻器交叉阵列
Sci Rep. 2016 Jan 7;6:18863. doi: 10.1038/srep18863.