• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

具有Si1-xGe(x)沟道的纳米级nMOSFET中接触蚀刻停止层和多晶硅栅几何设计的合成应力效应

A Resultant Stress Effect of Contact Etching Stop Layer and Geometrical Designs of Poly Gate on Nanoscaled nMOSFETs with a Si1-xGe(x) Channel.

作者信息

Lee Chang-Chun, Liu Chuan-Hsi, Chen Zih-Han, Tzeng Tzai-Liang

出版信息

J Nanosci Nanotechnol. 2015 Mar;15(3):2173-8. doi: 10.1166/jnn.2015.10227.

DOI:10.1166/jnn.2015.10227
PMID:26413636
Abstract

In this research, an n-type metal-oxide-semiconductor field effect transistor (nMOSFET) device with a SiGe channel exerted by the combination of a contact etching stop layer (CESL) and silicon germanium (Si1-xGe(x)) channel stressors is proposed. To explore the foregoing mechanical effect on the stress distribution of nMOSFETs within the channel region, a process-oriented simulated technique is adopted for the concerned nMOSFET device. The loading sources are a 1.1 GPa tensile CESL (t-CESL) and a SiGe channel structure constructed with 0%, 22.5%, and 25%, germanium (Ge) mole fractions. The results of the simulation show that the stress components of the Si1-xGe(x) channel evidently increase when the Ge mole fraction within a Si1-xGe(x) layer is increased. A pulling force exerted on the protruding gate structure by the CESL layer that causes dominant bending deformation and channel stress variation behaviors is a major reason for this phenomenon. Therefore, the degree of bending effect caused by the protruding gate structure is concluded as being the key to determining the trends and stress magnitudes of the Si1-xGe(x) device channel.

摘要

在本研究中,提出了一种具有SiGe沟道的n型金属氧化物半导体场效应晶体管(nMOSFET)器件,该沟道由接触蚀刻停止层(CESL)和硅锗(Si1-xGe(x))沟道应力源共同作用形成。为了探究上述机械效应在沟道区域内对nMOSFET应力分布的影响,针对所关注的nMOSFET器件采用了面向工艺的模拟技术。加载源为1.1 GPa的拉伸CESL(t-CESL)以及锗(Ge)摩尔分数分别为0%、22.5%和25%的SiGe沟道结构。模拟结果表明,当Si1-xGe(x)层内的Ge摩尔分数增加时,Si1-xGe(x)沟道的应力分量明显增加。CESL层对突出栅极结构施加的拉力导致了主要的弯曲变形和沟道应力变化行为,这是该现象的主要原因。因此,得出结论:突出栅极结构引起的弯曲效应程度是决定Si1-xGe(x)器件沟道趋势和应力大小的关键。

相似文献

1
A Resultant Stress Effect of Contact Etching Stop Layer and Geometrical Designs of Poly Gate on Nanoscaled nMOSFETs with a Si1-xGe(x) Channel.具有Si1-xGe(x)沟道的纳米级nMOSFET中接触蚀刻停止层和多晶硅栅几何设计的合成应力效应
J Nanosci Nanotechnol. 2015 Mar;15(3):2173-8. doi: 10.1166/jnn.2015.10227.
2
Comparison of NMOSFET and PMOSFET devices that combine CESL stressor and SiGe channel.
J Nanosci Nanotechnol. 2013 Dec;13(12):8127-32. doi: 10.1166/jnn.2013.8209.
3
Comprehensive Stress Effect of Thin Coatings and Silicon-Carbon Lattice Mismatch on Nano-Scaled Transistors with Protruding Poly Gate.
J Nanosci Nanotechnol. 2020 Feb 1;20(2):760-768. doi: 10.1166/jnn.2020.16909.
4
Strain engineering of nanoscale Si P-type metal-oxide-semiconductor field-effect transistor devices with SiGe alloy integrated with contact-etch-stop layer stressors.具有集成了接触蚀刻停止层应力源的SiGe合金的纳米级硅P型金属氧化物半导体场效应晶体管器件的应变工程。
J Nanosci Nanotechnol. 2012 Jul;12(7):5402-6. doi: 10.1166/jnn.2012.6278.
5
The Impacts of Contact Etch Stop Layer Thickness and Gate Height on Channel Stress in Strained N-Metal Oxide Semiconductor Field Effect Transistors.接触蚀刻停止层厚度和栅极高度对应变N型金属氧化物半导体场效应晶体管沟道应力的影响
J Nanosci Nanotechnol. 2015 Apr;15(4):2673-9. doi: 10.1166/jnn.2015.9834.
6
Stress impact of a tensile contact etch stop layer on nanoscale strained NMOSFETs embedded with a silicon-carbon alloy stressor.
J Nanosci Nanotechnol. 2012 Jul;12(7):5342-6. doi: 10.1166/jnn.2012.6279.
7
Electrical Characteristics of the Uniaxial-Strained nMOSFET with a Fluorinated HfO₂/SiON Gate Stack.具有氟化HfO₂/SiON栅堆叠的单轴应变nMOSFET的电学特性
Materials (Basel). 2014 Mar 20;7(3):2370-2381. doi: 10.3390/ma7032370.
8
The oxides growth during high-temperature oxidation of Si1-xGe(x) nanowires.Si1-xGe(x)纳米线高温氧化过程中的氧化物生长。
J Nanosci Nanotechnol. 2012 Jul;12(7):6096-9. doi: 10.1166/jnn.2012.6337.
9
Structural Optimizations of Silicon Based NMOSFETs with a Sunken STI Pattern by Using a Robust Stress Simulation Methodology.采用稳健应力模拟方法对具有凹陷型浅沟槽隔离(STI)图案的硅基NMOSFET进行结构优化。
J Nanosci Nanotechnol. 2015 Mar;15(3):2179-84. doi: 10.1166/jnn.2015.10226.
10
Strained SiGe/Ge multilayer Stacks Epitaxially Grown on a Low-/high-Temperature Ge Buffer Layer and Selective Wet-Etching of Germanium.在低温/高温锗缓冲层上外延生长的应变硅锗/锗多层堆栈以及锗的选择性湿法蚀刻。
Nanomaterials (Basel). 2020 Aug 29;10(9):1715. doi: 10.3390/nano10091715.

引用本文的文献

1
State of the Art and Future Perspectives in Advanced CMOS Technology.先进CMOS技术的现状与未来展望
Nanomaterials (Basel). 2020 Aug 7;10(8):1555. doi: 10.3390/nano10081555.