• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于亚10纳米节点的具有新型夹层欧姆接触的高性能二维InSe场效应晶体管:一项理论研究。

High-Performance Two-Dimensional InSe Field-Effect Transistors with Novel Sandwiched Ohmic Contact for Sub-10 nm Nodes: a Theoretical Study.

作者信息

Zhu Jiaduo, Ning Jing, Wang Dong, Zhang Jincheng, Guo Lixin, Hao Yue

机构信息

Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, School of Microelectronics, Xidian University, Xi'an, 710071, China.

Shaanxi Joint Laboratory of Graphene, Xidian University, Xi'an, 710071, China.

出版信息

Nanoscale Res Lett. 2019 Aug 15;14(1):277. doi: 10.1186/s11671-019-3106-8.

DOI:10.1186/s11671-019-3106-8
PMID:31418092
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC6695462/
Abstract

Two-dimensional (2D) InSe-based field effect transistor (FET) has shown remarkable carrier mobility and high on-off ratio in experimental reports. Theoretical investigations also predicated the high performance can be well preserved at sub-10 nm nodes in the ballistic limit. However, both experimental experience and theoretical calculations pointed out achieving high-quality ohmic has become the main limiting factor for high-performance 2D FET. In this work, we proposed a new sandwiched ohmic contact with indium for InSe FET and comprehensively evaluated its performance from views of material and device based on ab initio methods. The material properties denote that all of fundamental issues of ohmic contact including tunneling barrier, the Schottky barrier, and effective doping are well concerned by introducing the sandwiched structure, and excellent contact resistance was achieved. At device performance level, devices with gate length of 7, 5, and 3 nm were investigated. All metrics of sandwiched contacted devices far exceed requirement of the International Technology Roadmap for Semiconductors (ITRS) and exhibit obvious promotion as compared to conventional structures. Maximum boost of current with 69.4%, 50%, and 49% are achieved for devices with 7, 5, and 3 nm gate length, respectively. Meanwhile, maximum reduction of the intrinsic delay with 20.4%, 16.7%, and 18.9% are attained. Moreover, a benchmark of energy-delay product (EDP) against other 2D FETs is presented. All InSe FETs with sandwiched ohmic contact surpass MoS FETs as well as requirement from ITRS 2024. The best result approaches the upper limit of ideal BP FET, denoting superior preponderance of sandwiched structures for InSe FETs in the next generation of complementary metal-oxide semiconductor (CMOS) technology.

摘要

二维(2D)基于铟硒(InSe)的场效应晶体管(FET)在实验报告中展现出了卓越的载流子迁移率和高开/关比。理论研究也预测,在弹道极限下,其高性能在小于10纳米的节点处仍能得到良好保持。然而,实验经验和理论计算均指出,实现高质量的欧姆接触已成为高性能二维FET的主要限制因素。在这项工作中,我们为InSe FET提出了一种新的含铟夹心欧姆接触,并基于从头算方法从材料和器件的角度全面评估了其性能。材料特性表明,通过引入夹心结构,欧姆接触的所有基本问题,包括隧穿势垒、肖特基势垒和有效掺杂,都得到了很好的解决,并实现了优异的接触电阻。在器件性能层面,我们研究了栅长为7纳米、5纳米和3纳米的器件。夹心接触器件的所有指标都远远超过了国际半导体技术路线图(ITRS)的要求,与传统结构相比有明显提升。栅长为7纳米、5纳米和3纳米的器件分别实现了69.4%、50%和49%的最大电流提升。同时,本征延迟分别最大降低了20.4%、16.7%和18.9%。此外,还给出了与其他二维FET相比的能量延迟积(EDP)基准。所有具有夹心欧姆接触的InSe FET均超过了二硫化钼(MoS)FET以及ITRS 2024的要求。最佳结果接近理想的黑磷(BP)FET的上限,这表明夹心结构在下一代互补金属氧化物半导体(CMOS)技术的InSe FET中具有卓越的优势。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/5c974f1200ea/11671_2019_3106_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/8fe07b46edb8/11671_2019_3106_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/33088050edc8/11671_2019_3106_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/bf14b4b7a24f/11671_2019_3106_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/5485219396bf/11671_2019_3106_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/960e680c3f5f/11671_2019_3106_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/7b5ac76c10d3/11671_2019_3106_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/5c974f1200ea/11671_2019_3106_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/8fe07b46edb8/11671_2019_3106_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/33088050edc8/11671_2019_3106_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/bf14b4b7a24f/11671_2019_3106_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/5485219396bf/11671_2019_3106_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/960e680c3f5f/11671_2019_3106_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/7b5ac76c10d3/11671_2019_3106_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/cb24/6695462/5c974f1200ea/11671_2019_3106_Fig7_HTML.jpg

相似文献

1
High-Performance Two-Dimensional InSe Field-Effect Transistors with Novel Sandwiched Ohmic Contact for Sub-10 nm Nodes: a Theoretical Study.用于亚10纳米节点的具有新型夹层欧姆接触的高性能二维InSe场效应晶体管:一项理论研究。
Nanoscale Res Lett. 2019 Aug 15;14(1):277. doi: 10.1186/s11671-019-3106-8.
2
Ballistic two-dimensional InSe transistors.弹道二维铟硒晶体管。
Nature. 2023 Apr;616(7957):470-475. doi: 10.1038/s41586-023-05819-w. Epub 2023 Mar 22.
3
Many-Body Effect and Device Performance Limit of Monolayer InSe.单层 InSe 的多体效应和器件性能限制
ACS Appl Mater Interfaces. 2018 Jul 11;10(27):23344-23352. doi: 10.1021/acsami.8b06427. Epub 2018 Jun 27.
4
High-Performance InSe Transistors with Ohmic Contact Enabled by Nonrectifying Barrier-Type Indium Electrodes.高性能 InSe 晶体管,其欧姆接触由非整流势垒型铟电极实现。
ACS Appl Mater Interfaces. 2018 Oct 3;10(39):33450-33456. doi: 10.1021/acsami.8b10576. Epub 2018 Sep 21.
5
n-Type Ohmic contact and p-type Schottky contact of monolayer InSe transistors.单层 InSe 晶体管的 n 型欧姆接触和 p 型肖特基接触。
Phys Chem Chem Phys. 2018 Oct 3;20(38):24641-24651. doi: 10.1039/c8cp04615h.
6
Sub-5 nm monolayer black phosphorene tunneling transistors.亚 5 纳米单层黑磷烯隧穿晶体管。
Nanotechnology. 2018 Nov 30;29(48):485202. doi: 10.1088/1361-6528/aae0cb. Epub 2018 Sep 12.
7
Low-Power Transistors with Ideal p-type Ohmic Contacts Based on VS/WSe van der Waals Heterostructures.基于VS/WSe范德华异质结构的具有理想p型欧姆接触的低功耗晶体管。
ACS Appl Mater Interfaces. 2024 Apr 17;16(15):19158-19166. doi: 10.1021/acsami.4c00640. Epub 2024 Apr 4.
8
Performance Limit of Monolayer WSe Transistors; Significantly Outperform Their MoS Counterpart.单层WSe晶体管的性能极限;显著优于其MoS同类产品。
ACS Appl Mater Interfaces. 2020 May 6;12(18):20633-20644. doi: 10.1021/acsami.0c01750. Epub 2020 Apr 21.
9
Sub-5 nm Monolayer Arsenene and Antimonene Transistors.亚 5 纳米单层砷烯和锑烯晶体管。
ACS Appl Mater Interfaces. 2018 Jul 5;10(26):22363-22371. doi: 10.1021/acsami.8b03840. Epub 2018 Jun 19.
10
van der Waals Stacking Induced Transition from Schottky to Ohmic Contacts: 2D Metals on Multilayer InSe.范德华堆叠诱导的从肖特基接触到欧姆接触的转变:多层InSe上的二维金属
J Am Chem Soc. 2019 Feb 20;141(7):3110-3115. doi: 10.1021/jacs.8b12212. Epub 2019 Feb 8.

引用本文的文献

1
Strain and Electric Field Controllable Schottky Barriers and Contact Types in Graphene-MoTe van der Waals Heterostructure.石墨烯 - 碲化钼范德华异质结构中应变和电场可控的肖特基势垒及接触类型
Nanoscale Res Lett. 2020 Sep 21;15(1):180. doi: 10.1186/s11671-020-03409-7.

本文引用的文献

1
n-Type Ohmic contact and p-type Schottky contact of monolayer InSe transistors.单层 InSe 晶体管的 n 型欧姆接触和 p 型肖特基接触。
Phys Chem Chem Phys. 2018 Oct 3;20(38):24641-24651. doi: 10.1039/c8cp04615h.
2
High-Performance InSe Transistors with Ohmic Contact Enabled by Nonrectifying Barrier-Type Indium Electrodes.高性能 InSe 晶体管,其欧姆接触由非整流势垒型铟电极实现。
ACS Appl Mater Interfaces. 2018 Oct 3;10(39):33450-33456. doi: 10.1021/acsami.8b10576. Epub 2018 Sep 21.
3
Many-Body Effect and Device Performance Limit of Monolayer InSe.
单层 InSe 的多体效应和器件性能限制
ACS Appl Mater Interfaces. 2018 Jul 11;10(27):23344-23352. doi: 10.1021/acsami.8b06427. Epub 2018 Jun 27.
4
High electron mobility, quantum Hall effect and anomalous optical response in atomically thin InSe.原子层厚 InSe 中的高电子迁移率、量子霍尔效应和反常光响应。
Nat Nanotechnol. 2017 Mar;12(3):223-227. doi: 10.1038/nnano.2016.242. Epub 2016 Nov 21.
5
High Mobility MoS Transistor with Low Schottky Barrier Contact by Using Atomic Thick h-BN as a Tunneling Layer.采用原子层厚 h-BN 作为隧穿层的高迁移率 MoS 晶体管,其肖特基势垒接触较低。
Adv Mater. 2016 Oct;28(37):8302-8308. doi: 10.1002/adma.201602757. Epub 2016 Jul 8.
6
Few-layer Phosphorene: An Ideal 2D Material For Tunnel Transistors.少层磷烯:用于隧道晶体管的理想二维材料。
Sci Rep. 2016 Jun 27;6:28515. doi: 10.1038/srep28515.
7
Analysing black phosphorus transistors using an analytic Schottky barrier MOSFET model.使用解析肖特基势垒MOSFET模型分析黑磷晶体管。
Nat Commun. 2015 Nov 13;6:8948. doi: 10.1038/ncomms9948.
8
Strongly Constrained and Appropriately Normed Semilocal Density Functional.强约束且适当归一化的半局部密度泛函。
Phys Rev Lett. 2015 Jul 17;115(3):036402. doi: 10.1103/PhysRevLett.115.036402. Epub 2015 Jul 14.
9
Intrinsic Electron Mobility Exceeding 10³ cm²/(V s) in Multilayer InSe FETs.多层 InSe FET 中超过 10³ cm²/(V s)的本征电子迁移率。
Nano Lett. 2015 Jun 10;15(6):3815-9. doi: 10.1021/acs.nanolett.5b00493. Epub 2015 May 5.
10
Performance improvement of multilayer InSe transistors with optimized metal contacts.通过优化金属接触提高多层InSe晶体管的性能
Phys Chem Chem Phys. 2015 Feb 7;17(5):3653-8. doi: 10.1039/c4cp04968c. Epub 2015 Jan 2.