• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

基于材料属性不确定性的扇出型晶圆级封装过程中的翘曲模拟

Warpage Simulation During Fan-Out Wafer-Level Packaging Process with Uncertainty of Material Properties.

作者信息

Kim Geumtaek, Kwon Daeil

机构信息

School of Mechanical, Aerospace, and Nuclear Engineering, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea.

Department of Systems Management Engineering, Sungkyunkwan University, Suwon 16419, Republic of Korea.

出版信息

J Nanosci Nanotechnol. 2021 May 1;21(5):2987-2991. doi: 10.1166/jnn.2021.19136.

DOI:10.1166/jnn.2021.19136
PMID:33653469
Abstract

Along with the reduction in semiconductor chip size and enhanced performance of electronic devices, high input/output density is a desired factor in the electronics industry. To satisfy the high input/output density, fan-out wafer-level packaging has attracted significant attention. While fan-out wafer-level packaging has several advantages, such as lower thickness and better thermal resistance, warpage is one of the major challenges of the fan-out wafer-level packaging process to be minimized. There have been many studies investigating the effects of material properties and package design on warpage using finite element analysis. Current warpage simulations using finite element analysis have been routinely conducted with deterministic input parameters, although the parameter values are uncertain from the manufacturing point of view. This assumption may lead to a gap between the simulation and the field results. This paper presents an uncertainty analysis of wafer warpage in fan-out wafer-level packaging by using finite element analysis. Coefficient of thermal expansion of silicon is considered as a parameter with uncertainty. The warpage and the von Mises stress are calculated and compared with and without uncertainty.

摘要

随着半导体芯片尺寸的减小和电子设备性能的提升,高输入/输出密度成为电子行业所期望的一个因素。为满足高输入/输出密度,扇出型晶圆级封装已引起广泛关注。虽然扇出型晶圆级封装具有若干优点,如厚度更低和热阻更好,但翘曲是扇出型晶圆级封装工艺需要尽量减小的主要挑战之一。已有许多研究使用有限元分析来探究材料特性和封装设计对翘曲的影响。当前使用有限元分析进行的翘曲模拟通常是在确定性输入参数下进行的,尽管从制造角度来看参数值是不确定的。这种假设可能导致模拟结果与实际结果之间存在差距。本文通过使用有限元分析对扇出型晶圆级封装中的晶圆翘曲进行不确定性分析。将硅的热膨胀系数视为具有不确定性的参数。计算了有不确定性和无不确定性情况下的翘曲和冯·米塞斯应力并进行比较。

相似文献

1
Warpage Simulation During Fan-Out Wafer-Level Packaging Process with Uncertainty of Material Properties.基于材料属性不确定性的扇出型晶圆级封装过程中的翘曲模拟
J Nanosci Nanotechnol. 2021 May 1;21(5):2987-2991. doi: 10.1166/jnn.2021.19136.
2
Exploring the Influence of Material Properties of Epoxy Molding Compound on Wafer Warpage in Fan-Out Wafer-Level Packaging.探索扇出型晶圆级封装中环氧模塑料材料特性对晶圆翘曲的影响。
Materials (Basel). 2023 Apr 30;16(9):3482. doi: 10.3390/ma16093482.
3
Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process.多芯片扇出型晶圆级封装工艺的翘曲研究
Materials (Basel). 2022 Feb 23;15(5):1683. doi: 10.3390/ma15051683.
4
Warpage Characteristics and Process Development of Through Silicon Via-Less Interconnection Technology.无硅通孔互连技术的翘曲特性与工艺开发
J Nanosci Nanotechnol. 2018 Aug 1;18(8):5558-5565. doi: 10.1166/jnn.2018.15444.
5
Reliability Evaluation of Fan-Out Type 3D Packaging-On-Packaging.扇出型3D堆叠封装的可靠性评估
Micromachines (Basel). 2021 Mar 10;12(3):295. doi: 10.3390/mi12030295.
6
Development of Equivalent Material Properties of Microbump for Simulating Chip Stacking Packaging.用于模拟芯片堆叠封装的微凸点等效材料特性的开发
Materials (Basel). 2015 Aug 7;8(8):5121-5137. doi: 10.3390/ma8085121.
7
Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration.扇出型晶圆级封装和面板级封装作为异构集成的封装平台。
Micromachines (Basel). 2019 May 23;10(5):342. doi: 10.3390/mi10050342.
8
Theoretical and Experimental Investigation of Warpage Evolution of Flip Chip Package on Packaging during Fabrication.倒装芯片封装在制造过程中封装翘曲演变的理论与实验研究。
Materials (Basel). 2021 Aug 25;14(17):4816. doi: 10.3390/ma14174816.
9
Study on Cavitation, Warpage Deformation, and Moisture Diffusion of Sop-8 Devices during Molding Process.SOP-8 器件成型过程中的空化、翘曲变形及水分扩散研究
Micromachines (Basel). 2023 Nov 29;14(12):2175. doi: 10.3390/mi14122175.
10
A New Approach for the Control and Reduction of Warpage and Residual Stresses in Bonded Wafer.一种控制和降低键合晶圆翘曲及残余应力的新方法。
Micromachines (Basel). 2021 Mar 26;12(4):361. doi: 10.3390/mi12040361.