Song Yujie, Wang Xingsheng, Wu Qiwen, Yang Fan, Wang Chengxu, Wang Meiqing, Miao Xiangshui
School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, 430074, China.
Hubei Yangtze Memory Laboratories, Wuhan, 430205, China.
Adv Sci (Weinh). 2022 May;9(15):e2200036. doi: 10.1002/advs.202200036. Epub 2022 Mar 27.
The rise of emerging technologies such as Big Data, the Internet of Things, and artificial intelligence, which requires efficient power schemes, is driving brainstorming in data computing and storage technologies. In this study, merely relying on the fundamental structure of two memristors and a resistor, arbitrary Boolean logic can be reconfigured and calculated in two steps, while no additional voltage sources are needed beyond "±V " and 0, and all state reversals are based on memristor set switching. Utilizing the proposed logic scheme in an elegant form of unity structure and minimum cost, the implementation of a 1-bit adder is demonstrated economically, and a promising circuit scheme for the N-bit adder is exhibited. Some critical issues including the crosstalk problem, energy consumption, and peripheral circuits are further simulated and discussed. Compared with existing works on memristive logic, such methods support building a memristor-based digital in-memory calculation system with high functional reconfigurability, simple voltage sources, and low power and area consumption.
大数据、物联网和人工智能等新兴技术的兴起,需要高效的电源方案,这推动了数据计算和存储技术的头脑风暴。在本研究中,仅依靠两个忆阻器和一个电阻器的基本结构,就可以分两步重新配置和计算任意布尔逻辑,除了“±V”和0之外,不需要额外的电压源,并且所有状态反转都基于忆阻器的设置切换。以统一结构和最低成本的优雅形式利用所提出的逻辑方案,经济地演示了1位加法器的实现,并展示了一种有前景的N位加法器电路方案。进一步模拟和讨论了一些关键问题,包括串扰问题、能耗和外围电路。与现有的忆阻逻辑工作相比,此类方法支持构建具有高功能可重构性、简单电压源以及低功耗和低面积消耗的基于忆阻器的数字内存计算系统。