• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

应力和尺寸对全栅器件沟道释放过程中纳米片变形的影响。

Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device.

作者信息

Yang Jingwen, Chen Kun, Wang Dawei, Liu Tao, Sun Xin, Wang Qiang, Huang Ziqiang, Pan Zhecheng, Xu Saisheng, Wang Chen, Wu Chunlei, Xu Min, Zhang David Wei

机构信息

School of Microelectronics, Fudan University, Shanghai 200433, China.

Shanghai Integrated Circuit Manufacturing Innovation Center Co., Ltd., Shanghai 201203, China.

出版信息

Micromachines (Basel). 2023 Mar 7;14(3):611. doi: 10.3390/mi14030611.

DOI:10.3390/mi14030611
PMID:36985018
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC10058282/
Abstract

In this paper, nanosheet deformation during channel release has been investigated and discussed in Gate-All-Around (GAA) transistors. Structures with different source/drain size and stacked Si nanosheet lengths were designed and fabricated. The experiment of channel release showed that the stress caused serious deformation to suspended nanosheets. With the guidance of the experiment result, based on simulation studies using the COMSOL Multiphysics and Sentaurus tools, it is confirmed that the stress applied on the channel from source/drain plays an important role in nanosheet deformation during the fabrication process. The deformation of Si nanosheets would cause a serious degradation of the device performance due to an inability to control the work function of the metal gate. This study proposed that the uniformly stacked GAA nanosheets structure could be successfully demonstrated with suitable channel stress engineering provided by fitting S/D size and an appropriate channel length. The conclusions provide useful guidelines for future stacked GAA transistors' design and fabrication.

摘要

本文对全栅(GAA)晶体管沟道释放过程中的纳米片变形进行了研究和讨论。设计并制造了具有不同源极/漏极尺寸和堆叠硅纳米片长度的结构。沟道释放实验表明,应力会使悬浮的纳米片产生严重变形。在实验结果的指导下,基于使用COMSOL Multiphysics和Sentaurus工具的模拟研究,证实了在制造过程中,源极/漏极施加在沟道上的应力在纳米片变形中起着重要作用。由于无法控制金属栅极的功函数,硅纳米片的变形会导致器件性能严重下降。该研究提出,通过拟合源极/漏极尺寸和合适的沟道长度提供适当的沟道应力工程,可以成功展示均匀堆叠的GAA纳米片结构。这些结论为未来堆叠GAA晶体管的设计和制造提供了有用的指导。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2300/10058282/da97453752ab/micromachines-14-00611-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2300/10058282/f2896362243d/micromachines-14-00611-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2300/10058282/da97453752ab/micromachines-14-00611-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2300/10058282/f2896362243d/micromachines-14-00611-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2300/10058282/da97453752ab/micromachines-14-00611-g005.jpg

相似文献

1
Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device.应力和尺寸对全栅器件沟道释放过程中纳米片变形的影响。
Micromachines (Basel). 2023 Mar 7;14(3):611. doi: 10.3390/mi14030611.
2
A Novel Si Nanosheet Channel Release Process for the Fabrication of Gate-All-Around Transistors and Its Mechanism Investigation.一种用于制造全栅晶体管的新型硅纳米片沟道释放工艺及其机理研究。
Nanomaterials (Basel). 2023 Jan 27;13(3):504. doi: 10.3390/nano13030504.
3
A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors.堆叠式硅纳米片全环绕栅晶体管中全底部介质隔离的新方案。
Micromachines (Basel). 2023 May 24;14(6):1107. doi: 10.3390/mi14061107.
4
Source/Drain Trimming Process to Improve Gate-All-Around Nanosheet Transistors Switching Performance and Enable More Stacks of Nanosheets.源极/漏极修整工艺可提高全栅纳米片晶体管的开关性能并实现更多纳米片堆叠。
Micromachines (Basel). 2022 Jul 8;13(7):1080. doi: 10.3390/mi13071080.
5
Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices.四层垂直堆叠水平环绕栅硅纳米片器件的结构与电学特性优化
Nanomaterials (Basel). 2021 Mar 5;11(3):646. doi: 10.3390/nano11030646.
6
Ge/Si multilayer epitaxy and removal of dislocations from Ge-nanosheet-channel MOSFETs.锗/硅多层外延以及锗纳米片沟道金属氧化物半导体场效应晶体管中位错的消除。
Sci Rep. 2022 Jan 19;12(1):959. doi: 10.1038/s41598-021-04514-y.
7
Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications.用于3纳米以下逻辑应用的堆叠式硅锗纳米片p型场效应晶体管
Sci Rep. 2023 Jun 9;13(1):9433. doi: 10.1038/s41598-023-36614-2.
8
A Comprehensive Study of NF-Based Selective Etching Processes: Application to the Fabrication of Vertically Stacked Horizontal Gate-All-around Si Nanosheet Transistors.基于氮氟化物的选择性蚀刻工艺综合研究:在垂直堆叠水平环绕栅硅纳米片晶体管制造中的应用
Nanomaterials (Basel). 2024 May 24;14(11):928. doi: 10.3390/nano14110928.
9
Compact Modeling of Advanced Gate-All-Around Nanosheet FETs Using Artificial Neural Network.基于人工神经网络的先进全栅纳米片场效应晶体管的紧凑模型
Micromachines (Basel). 2024 Jan 31;15(2):218. doi: 10.3390/mi15020218.
10
4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around Transistor with Novel Channel Releasing and Source and Drain Silicide Process.具有新型沟道释放及源漏硅化物工艺的四层垂直堆叠硅锗沟道全栅环绕晶体管
Nanomaterials (Basel). 2022 Mar 7;12(5):889. doi: 10.3390/nano12050889.

引用本文的文献

1
Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers.具有碳化硅层的堆叠纳米片场效应晶体管的泄漏与热可靠性优化
Micromachines (Basel). 2024 Mar 22;15(4):424. doi: 10.3390/mi15040424.

本文引用的文献

1
Nano-electromechanical Switch Based on a Physical Unclonable Function for Highly Robust and Stable Performance in Harsh Environments.基于物理不可克隆函数的纳米机电开关,可在恶劣环境中实现高可靠性和稳定性能。
ACS Nano. 2017 Dec 26;11(12):12547-12552. doi: 10.1021/acsnano.7b06658. Epub 2017 Dec 13.
2
Vertically Integrated Multiple Nanowire Field Effect Transistor.垂直整合多纳米线场效应晶体管。
Nano Lett. 2015 Dec 9;15(12):8056-61. doi: 10.1021/acs.nanolett.5b03460. Epub 2015 Nov 11.