• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于神经记录的有线或门模拟到数字压缩阵列中的数据压缩与信号保真度权衡

Data Compression Versus Signal Fidelity Tradeoff in Wired-OR Analog-to-Digital Compressive Arrays for Neural Recording.

作者信息

Yan Pumiao, Akhoundi Arash, Shah Nishal P, Tandon Pulkit, Muratore Dante G, Chichilnisky E J, Murmann Boris

出版信息

IEEE Trans Biomed Circuits Syst. 2023 Aug;17(4):754-767. doi: 10.1109/TBCAS.2023.3292058. Epub 2023 Oct 6.

DOI:10.1109/TBCAS.2023.3292058
PMID:37402181
Abstract

Future high-density and high channel count neural interfaces that enable simultaneous recording of tens of thousands of neurons will provide a gateway to study, restore and augment neural functions. However, building such technology within the bit-rate limit and power budget of a fully implantable device is challenging. The wired-OR compressive readout architecture addresses the data deluge challenge of a high channel count neural interface using lossy compression at the analog-to-digital interface. In this article, we assess the suitability of wired-OR for several steps that are important for neuroengineering, including spike detection, spike assignment and waveform estimation. For various wiring configurations of wired-OR and assumptions about the quality of the underlying signal, we characterize the trade-off between compression ratio and task-specific signal fidelity metrics. Using data from 18 large-scale microelectrode array recordings in macaque retina ex vivo, we find that for an event SNR of 7-10, wired-OR correctly detects and assigns at least 80% of the spikes with at least 50× compression. The wired-OR approach also robustly encodes action potential waveform information, enabling downstream processing such as cell-type classification. Finally, we show that by applying an LZ77-based lossless compressor (gzip) to the output of the wired-OR architecture, 1000× compression can be achieved over the baseline recordings.

摘要

未来能够同时记录数万个神经元的高密度、高通道数神经接口,将为研究、恢复和增强神经功能提供一条途径。然而,在完全可植入设备的比特率限制和功率预算范围内构建这样的技术具有挑战性。“线或”压缩读出架构在模数接口处使用有损压缩来应对高通道数神经接口的数据泛滥挑战。在本文中,我们评估了“线或”对于神经工程中几个重要步骤的适用性,包括尖峰检测、尖峰分配和波形估计。对于“线或”的各种布线配置以及关于底层信号质量的假设,我们刻画了压缩率与特定任务信号保真度指标之间的权衡。利用来自18个猕猴视网膜离体大规模微电极阵列记录的数据,我们发现对于7至10的事件信噪比,“线或”能以至少50倍的压缩率正确检测并分配至少80%的尖峰。“线或”方法还能稳健地编码动作电位波形信息,实现诸如细胞类型分类等下游处理。最后,我们表明通过将基于LZ77的无损压缩器(gzip)应用于“线或”架构的输出,可以在基线记录的基础上实现1000倍的压缩。

相似文献

1
Data Compression Versus Signal Fidelity Tradeoff in Wired-OR Analog-to-Digital Compressive Arrays for Neural Recording.用于神经记录的有线或门模拟到数字压缩阵列中的数据压缩与信号保真度权衡
IEEE Trans Biomed Circuits Syst. 2023 Aug;17(4):754-767. doi: 10.1109/TBCAS.2023.3292058. Epub 2023 Oct 6.
2
A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording.数据压缩线或读出在大规模并行神经记录中的应用。
IEEE Trans Biomed Circuits Syst. 2019 Dec;13(6):1128-1140. doi: 10.1109/TBCAS.2019.2935468. Epub 2019 Aug 15.
3
A 1024-Channel 268 nW/pixel 36×36 m/channel Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces.一款用于高带宽脑机接口的1024通道、每像素268纳瓦、每通道36×36平方毫米的数据压缩神经记录集成电路。
IEEE J Solid-State Circuits. 2024 Apr;59(4):1123-1136. doi: 10.1109/jssc.2023.3344798. Epub 2023 Dec 29.
4
A closed-loop compressive-sensing-based neural recording system.一种基于闭环压缩感知的神经记录系统。
J Neural Eng. 2015 Jun;12(3):036005. doi: 10.1088/1741-2560/12/3/036005. Epub 2015 Apr 15.
5
Deep compressive autoencoder for action potential compression in large-scale neural recording.深度压缩自动编码器用于大规模神经记录中的动作电位压缩。
J Neural Eng. 2018 Dec;15(6):066019. doi: 10.1088/1741-2552/aae18d. Epub 2018 Sep 14.
6
Spike Detection for Large Neural Populations Using High Density Multielectrode Arrays.使用高密度多电极阵列对大型神经群体进行尖峰检测。
Front Neuroinform. 2015 Dec 18;9:28. doi: 10.3389/fninf.2015.00028. eCollection 2015.
7
A Sub- μW/Ch Analog Front-End for ∆-Neural Recording With Spike-Driven Data Compression.用于具有尖峰驱动数据压缩的 ∆-神经记录的亚微瓦/通道模拟前端。
IEEE Trans Biomed Circuits Syst. 2019 Feb;13(1):1-14. doi: 10.1109/TBCAS.2018.2880257. Epub 2018 Nov 9.
8
A 64-Channel Versatile Neural Recording SoC With Activity-Dependent Data Throughput.一种具有活动相关数据吞吐量的 64 通道通用神经记录片上系统。
IEEE Trans Biomed Circuits Syst. 2017 Dec;11(6):1344-1355. doi: 10.1109/TBCAS.2017.2759339.
9
A Vector Quantization-Based Spike Compression Approach Dedicated to Multichannel Neural Recording Microsystems.基于矢量量化的尖峰压缩方法,专用于多通道神经记录微系统。
Int J Neural Syst. 2022 Mar;32(3):2250001. doi: 10.1142/S0129065722500010. Epub 2021 Dec 20.
10
Neural recording front-end IC using action potential detection and analog buffer with digital delay for data compression.采用动作电位检测和带数字延迟的模拟缓冲器进行数据压缩的神经记录前端集成电路。
Annu Int Conf IEEE Eng Med Biol Soc. 2013;2013:747-50. doi: 10.1109/EMBC.2013.6609608.

引用本文的文献

1
Real-time, neural signal processing for high-density brain-implantable devices.用于高密度脑植入设备的实时神经信号处理
Bioelectron Med. 2025 Jul 19;11(1):17. doi: 10.1186/s42234-025-00177-6.
2
A 1024-Channel 268 nW/pixel 36×36 m/channel Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces.一款用于高带宽脑机接口的1024通道、每像素268纳瓦、每通道36×36平方毫米的数据压缩神经记录集成电路。
IEEE J Solid-State Circuits. 2024 Apr;59(4):1123-1136. doi: 10.1109/jssc.2023.3344798. Epub 2023 Dec 29.