• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于多功能光电逻辑门应用的J-MISFET混合双栅开关器件

J-MISFET Hybrid Dual-Gate Switching Device for Multifunctional Optoelectronic Logic Gate Applications.

作者信息

Yu Si Eun, Lee Han Joo, Kim Min-Gu, Im Seongil, Lee Young Tack

机构信息

Department of Electrical and Computer Engineering, Inha University, Incheon 22212, Republic of Korea.

Van der Waals Materials Research Center, Department of Physics, Yonsei University, Seoul 03722, Republic of Korea.

出版信息

ACS Nano. 2024 Apr 30;18(17):11404-11415. doi: 10.1021/acsnano.4c01450. Epub 2024 Apr 17.

DOI:10.1021/acsnano.4c01450
PMID:38629449
Abstract

High-performance and low operating voltage are becoming increasingly significant device parameters to meet the needs of future integrated circuit (IC) processors and ensure their energy-efficient use in upcoming mobile devices. In this study, we suggest a hybrid dual-gate switching device consisting of the vertically stacked junction and metal-insulator-semiconductor (MIS) gate structure, named J-MISFET. It shows excellent device performances of low operating voltage (<0.5 V), drain current ON/OFF ratio (∼4.7 × 10), negligible hysteresis window (<0.5 mV), and near-ideal subthreshold slope (SS) (60 mV/dec), making it suitable for low-power switching operation. Furthermore, we investigated the switchable NAND/NOR logic gate operations and the photoresponse characteristics of the J-MISFET under the small supply voltage (0.5 V). To advance the applications further, we successfully demonstrated an integrated optoelectronic security logic system comprising 2-electric inputs (for encrypted data) and 1-photonic input signal (for password key) as a hardware security device for data protection. Thus, we believe that our J-MISFET, with its heterogeneous hybrid gate structures, will illuminate the path toward future device configurations for next-generation low-power electronics and multifunctional security logic systems in a data-driven society.

摘要

高性能和低工作电压正日益成为重要的器件参数,以满足未来集成电路(IC)处理器的需求,并确保其在即将推出的移动设备中实现节能使用。在本研究中,我们提出了一种由垂直堆叠的结和金属-绝缘体-半导体(MIS)栅极结构组成的混合双栅极开关器件,名为J-MISFET。它表现出优异的器件性能,如低工作电压(<0.5 V)、漏极电流开/关比(~4.7×10)、可忽略的滞后窗口(<0.5 mV)和接近理想的亚阈值斜率(SS)(60 mV/dec),使其适用于低功耗开关操作。此外,我们研究了J-MISFET在小电源电压(0.5 V)下的可切换与非/或非逻辑门操作和光响应特性。为了进一步推进应用,我们成功演示了一个集成的光电安全逻辑系统,该系统包括2个电输入(用于加密数据)和1个光子输入信号(用于密码密钥),作为用于数据保护的硬件安全设备。因此,我们相信,我们的具有异质混合栅极结构的J-MISFET将为数据驱动社会中的下一代低功耗电子设备和多功能安全逻辑系统的未来器件配置照亮道路。

相似文献

1
J-MISFET Hybrid Dual-Gate Switching Device for Multifunctional Optoelectronic Logic Gate Applications.用于多功能光电逻辑门应用的J-MISFET混合双栅开关器件
ACS Nano. 2024 Apr 30;18(17):11404-11415. doi: 10.1021/acsnano.4c01450. Epub 2024 Apr 17.
2
Monolithically Integrated Enhancement-Mode and Depletion-Mode β-GaO MESFETs with Graphene-Gate Architectures and Their Logic Applications.具有石墨烯栅结构的单片集成增强型和耗尽型β-GaO MESFET及其逻辑应用
ACS Appl Mater Interfaces. 2020 Feb 12;12(6):7310-7316. doi: 10.1021/acsami.9b19667. Epub 2020 Jan 16.
3
Electrically Reconfigurable Organic Logic Gates: A Promising Perspective on a Dual-Gate Antiambipolar Transistor.电可重构有机逻辑门:双栅反双极性晶体管的前景展望
Adv Mater. 2022 Apr;34(15):e2109491. doi: 10.1002/adma.202109491. Epub 2022 Feb 27.
4
Reconfigurable Multifunctional van der Waals Ferroelectric Devices and Logic Circuits.可重构多功能范德华铁电器件与逻辑电路
ACS Nano. 2023 Nov 14;17(21):21865-21877. doi: 10.1021/acsnano.3c07952. Epub 2023 Oct 21.
5
Frequency Doubler and Universal Logic Gate Based on Two-Dimensional Transition Metal Dichalcogenide Transistors with Low Power Consumption.基于二维过渡金属二硫属化物晶体管的低功耗倍频器和通用逻辑门
ACS Appl Mater Interfaces. 2021 Feb 17;13(6):7470-7475. doi: 10.1021/acsami.0c21222. Epub 2021 Feb 2.
6
Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Thin Film Transistors.基于高性能双栅双极性 WSe 薄膜晶体管的级联逻辑门。
ACS Nano. 2023 Jul 11;17(13):12798-12808. doi: 10.1021/acsnano.3c03932. Epub 2023 Jun 28.
7
Parametric Analysis of Indium Gallium Arsenide Wafer-based Thin Body (5 nm) Double-gate MOSFETs for Hybrid RF Applications.用于混合射频应用的基于铟镓砷晶圆的薄体(5纳米)双栅MOSFET的参数分析。
Recent Pat Nanotechnol. 2024;18(3):335-349. doi: 10.2174/1872210517666230602095347.
8
Structure and Technological Parameters' Effect on MISFET-Based Hydrogen Sensors' Characteristics.基于MISFET 的氢气传感器特性的结构和技术参数的影响。
Sensors (Basel). 2023 Mar 20;23(6):3273. doi: 10.3390/s23063273.
9
Recessed-Gate GaN Metal-Insulator-Semiconductor High-Electron-Mobility Transistor Using a Dual Gate-Insulator Employing TiO₂/SiN.采用TiO₂/SiN双栅绝缘体的凹槽栅氮化镓金属绝缘体半导体高电子迁移率晶体管
J Nanosci Nanotechnol. 2020 Aug 1;20(8):4678-4683. doi: 10.1166/jnn.2020.17809.
10
Gate Voltage- and Bias Voltage-Tunable Staggered-Gap to Broken-Gap Transition Based on WSe/TaNiSe Heterostructure for Multimode Optoelectronic Logic Gate.基于WSe/TaNiSe异质结构的用于多模光电逻辑门的栅极电压和偏置电压可调的交错能隙到能隙破裂转变
ACS Nano. 2024 Apr 30;18(17):11462-11473. doi: 10.1021/acsnano.4c02923. Epub 2024 Apr 17.

引用本文的文献

1
Performance Limits and Advancements in Single 2D Transition Metal Dichalcogenide Transistor.单二维过渡金属二硫属化物晶体管的性能极限与进展
Nanomicro Lett. 2024 Aug 9;16(1):264. doi: 10.1007/s40820-024-01461-x.