• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics.

作者信息

Hikawa H

机构信息

Department of Computer Science and Intelligent Systems, Oita University, Dannoharu 700, Oita, 870-1192, Japan.

出版信息

IEEE Trans Neural Netw. 1999;10(3):545-53. doi: 10.1109/72.761711.

DOI:10.1109/72.761711
PMID:18252552
Abstract

A new digital architecture of the frequency-based multilayer neural network (MNN) with on-chip learning is proposed. As the signal level is expressed by the frequency, the multiplier is replaced by a simple frequency converter, and the neuron unit uses the voting circuit as the nonlinear adder to improve the nonlinear characteristic. In addition, the pulse multiplier is employed to enhance the neuron characteristics. The backpropagation algorithm is modified for the on-chip learning. The proposed MNN architecture is implemented on field programmable gate arrays (FPGA's) and the various experiments are conducted to test the performance of the system. The experimental results show that the proposed neuron has a very good nonlinear function owing to the voting circuit. The learning behavior of the MNN with on-chip learning is also tested by experiments, which show that the proposed MNN has good learning and generalization capabilities. Simple and modular structure of the proposed MNN leads to a massive parallel and flexible network architecture, which is well suited for very large scale integration (VLSI) implementation.

摘要

相似文献

1
Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics.
IEEE Trans Neural Netw. 1999;10(3):545-53. doi: 10.1109/72.761711.
2
A new digital pulse-mode neuron with adjustable activation function.一种具有可调激活函数的新型数字脉冲模式神经元。
IEEE Trans Neural Netw. 2003;14(1):236-42. doi: 10.1109/TNN.2002.804312.
3
Architecture and statistical model of a pulse-mode digital multilayer neural network.脉冲模式数字多层神经网络的架构与统计模型
IEEE Trans Neural Netw. 1995;6(5):1109-18. doi: 10.1109/72.410355.
4
A digital hardware pulse-mode neuron with piecewise linear activation function.一种具有分段线性激活函数的数字硬件脉冲模式神经元。
IEEE Trans Neural Netw. 2003;14(5):1028-37. doi: 10.1109/TNN.2003.816058.
5
An Improved VLSI Design of the ALU Based FIR Filter for Biomedical Image Filtering Application.基于 ALU 的 FIR 滤波器的改进的 VLSI 设计用于生物医学图像处理应用。
Curr Med Imaging. 2021;17(2):276-287. doi: 10.2174/1573405616999200817101950.
6
A programmable analog VLSI neural network processor for communication receivers.一种用于通信接收机的可编程模拟超大规模集成电路神经网络处理器。
IEEE Trans Neural Netw. 1993;4(3):484-95. doi: 10.1109/72.217191.
7
Neuron-synapse IC chip-set for large-scale chaotic neural networks.用于大规模混沌神经网络的神经元-突触集成电路芯片组
IEEE Trans Neural Netw. 2003;14(5):1393-404. doi: 10.1109/TNN.2003.816349.
8
FPGA implementation of a pyramidal Weightless Neural Networks learning system.金字塔型无权重神经网络学习系统的现场可编程门阵列实现
Int J Neural Syst. 2003 Aug;13(4):225-37. doi: 10.1142/S012906570300156X.
9
Memristor bridge synapse-based neural network and its learning.基于忆阻器桥突触的神经网络及其学习。
IEEE Trans Neural Netw Learn Syst. 2012 Sep;23(9):1426-35. doi: 10.1109/TNNLS.2012.2204770.
10
Random noise effects in pulse-mode digital multilayer neural networks.
IEEE Trans Neural Netw. 1995;6(1):220-9. doi: 10.1109/72.363434.