• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

一种用于皮层控制的脑机接口中实时尖峰分类的可植入式超大规模集成电路架构。

An implantable VLSI architecture for real time spike sorting in cortically controlled Brain Machine Interfaces.

作者信息

Aghagolzadeh Mehdi, Zhang Fei, Oweiss Karim

机构信息

Department of Electrical and Computer Engineering at Michigan State University, East Lansing, MI 48824, USA.

出版信息

Annu Int Conf IEEE Eng Med Biol Soc. 2010;2010:1569-72. doi: 10.1109/IEMBS.2010.5626691.

DOI:10.1109/IEMBS.2010.5626691
PMID:21096383
Abstract

Brain Machine Interface (BMI) systems demand real-time spike sorting to instantaneously decode the spike trains of simultaneously recorded cortical neurons. Real-time spike sorting, however, requires extensive computational power that is not feasible to implement in implantable BMI architectures, thereby requiring transmission of high-bandwidth raw neural data to an external computer. In this work, we describe a miniaturized, low power, programmable hardware module capable of performing this task within the resource constraints of an implantable chip. The module computes a sparse representation of the spike waveforms followed by "smart" thresholding. This cascade restricts the sparse representation to a subset of projections that preserve the discriminative features of neuron-specific spike waveforms. In addition, it further reduces telemetry bandwidth making it feasible to wirelessly transmit only the important biological information to the outside world, thereby improving the efficiency, practicality and viability of BMI systems in clinical applications.

摘要

脑机接口(BMI)系统需要实时进行尖峰分类,以便即时解码同时记录的皮质神经元的尖峰序列。然而,实时尖峰分类需要大量的计算能力,这在可植入的BMI架构中是无法实现的,因此需要将高带宽的原始神经数据传输到外部计算机。在这项工作中,我们描述了一种小型化、低功耗、可编程的硬件模块,该模块能够在可植入芯片的资源限制内执行此任务。该模块计算尖峰波形的稀疏表示,然后进行“智能”阈值处理。这种级联将稀疏表示限制在保留神经元特定尖峰波形判别特征的投影子集上。此外,它进一步降低了遥测带宽,使得仅将重要的生物信息无线传输到外部世界成为可能,从而提高了BMI系统在临床应用中的效率、实用性和可行性。

相似文献

1
An implantable VLSI architecture for real time spike sorting in cortically controlled Brain Machine Interfaces.一种用于皮层控制的脑机接口中实时尖峰分类的可植入式超大规模集成电路架构。
Annu Int Conf IEEE Eng Med Biol Soc. 2010;2010:1569-72. doi: 10.1109/IEMBS.2010.5626691.
2
Impact of compressed sensing of motor cortical activity on spike train decoding in Brain Machine Interfaces.运动皮层活动的压缩感知对脑机接口中尖峰序列解码的影响。
Annu Int Conf IEEE Eng Med Biol Soc. 2008;2008:5302-5. doi: 10.1109/IEMBS.2008.4650411.
3
Complexity optimization and high-throughput low-latency hardware implementation of a multi-electrode spike-sorting algorithm.多电极尖峰分类算法的复杂度优化与高通量低延迟硬件实现
IEEE Trans Neural Syst Rehabil Eng. 2015 Mar;23(2):149-58. doi: 10.1109/TNSRE.2014.2370510. Epub 2014 Nov 13.
4
Low power and high accuracy spike sorting microprocessor with on-line interpolation and re-alignment in 90 nm CMOS process.采用90纳米互补金属氧化物半导体工艺、具备在线插值和重新对齐功能的低功耗高精度脉冲排序微处理器。
Annu Int Conf IEEE Eng Med Biol Soc. 2012;2012:4485-8. doi: 10.1109/EMBC.2012.6346963.
5
Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems.用于神经假体系统的植入式数字脉冲排序电路的功率可行性。
IEEE Trans Neural Syst Rehabil Eng. 2005 Sep;13(3):272-9. doi: 10.1109/TNSRE.2005.854307.
6
A Hardware-Efficient Novelty-Aware Spike Sorting Approach for Brain-Implantable Microsystems.一种用于脑植入式微系统的硬件高效新颖感知的 Spike 排序方法。
Int J Neural Syst. 2024 Dec;34(12):2450067. doi: 10.1142/S0129065724500679.
7
Active microelectronic neurosensor arrays for implantable brain communication interfaces.用于植入式大脑通信接口的有源微电子神经传感器阵列。
IEEE Trans Neural Syst Rehabil Eng. 2009 Aug;17(4):339-45. doi: 10.1109/TNSRE.2009.2024310. Epub 2009 Jun 5.
8
Neural cache: a low-power online digital spike-sorting architecture.神经缓存:一种低功耗在线数字尖峰排序架构。
Annu Int Conf IEEE Eng Med Biol Soc. 2008;2008:2004-7. doi: 10.1109/IEMBS.2008.4649583.
9
VLSI architecture of NEO spike detection with noise shaping filter and feature extraction using informative samples.采用噪声整形滤波器的NEO尖峰检测及利用信息样本进行特征提取的超大规模集成电路架构。
Annu Int Conf IEEE Eng Med Biol Soc. 2009;2009:978-81. doi: 10.1109/IEMBS.2009.5332514.
10
Computationally efficient neural feature extraction for spike sorting in implantable high-density recording systems.用于植入式高密度记录系统中尖峰分选的计算效率高的神经特征提取。
IEEE Trans Neural Syst Rehabil Eng. 2013 Jan;21(1):1-9. doi: 10.1109/TNSRE.2012.2211036. Epub 2012 Aug 10.

引用本文的文献

1
Non-restraining EEG Radiotelemetry: Epidural and Deep Intracerebral Stereotaxic EEG Electrode Placement.非约束性脑电图无线电遥测:硬膜外和脑深部立体定向脑电图电极放置
J Vis Exp. 2016 Jun 25(112):54216. doi: 10.3791/54216.
2
EEG Radiotelemetry in Small Laboratory Rodents: A Powerful State-of-the Art Approach in Neuropsychiatric, Neurodegenerative, and Epilepsy Research.小型实验啮齿动物的脑电图无线电遥测技术:神经精神疾病、神经退行性疾病和癫痫研究中的一种强大的先进方法。
Neural Plast. 2016;2016:8213878. doi: 10.1155/2016/8213878. Epub 2015 Dec 24.
3
Minimum requirements for accurate and efficient real-time on-chip spike sorting.
准确、高效的实时片上尖峰分选的最低要求。
J Neurosci Methods. 2014 Jun 15;230:51-64. doi: 10.1016/j.jneumeth.2014.04.018. Epub 2014 Apr 24.