• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

金属氧化物半导体结构中通过嵌入栅极氧化物的碳纳米管引发的隧穿泄漏电流的研究。

Study of the tunnelling initiated leakage current through the carbon nanotube embedded gate oxide in metal oxide semiconductor structures.

作者信息

Chakraborty Gargi, Sarkar C K, Lu X B, Dai J Y

机构信息

Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, India.

出版信息

Nanotechnology. 2008 Jun 25;19(25):255401. doi: 10.1088/0957-4484/19/25/255401. Epub 2008 May 14.

DOI:10.1088/0957-4484/19/25/255401
PMID:21828650
Abstract

The tunnelling currents through the gate dielectric partly embedded with semiconducting single-wall carbon nanotubes in a silicon metal-oxide-semiconductor (MOS) structure have been investigated. The application of the gate voltage to such an MOS device results in the band bending at the interface of the partly embedded oxide dielectric and the surface of the silicon, initiating tunnelling through the gate oxide responsible for the gate leakage current whenever the thickness of the oxide is scaled. A model for silicon MOS structures, where carbon nanotubes are confined in a narrow layer embedded in the gate dielectric, is proposed to investigate the direct and the Fowler-Nordheim (FN) tunnelling currents of such systems. The idea of embedding such elements in the gate oxide is to assess the possibility for charge storage for memory device applications. Comparing the FN tunnelling onset voltage between the pure gate oxide and the gate oxide embedded with carbon nanotubes, it is found that the onset voltage decreases with the introduction of the nanotubes. The direct tunnelling current has also been studied at very low gate bias, for the thin oxide MOS structure which plays an important role in scaling down the MOS transistors. The FN tunnelling current has also been studied with varying nanotube diameter.

摘要

研究了在硅金属氧化物半导体(MOS)结构中,通过部分嵌入半导体单壁碳纳米管的栅极电介质的隧穿电流。向这种MOS器件施加栅极电压会导致在部分嵌入的氧化物电介质与硅表面的界面处发生能带弯曲,每当氧化物厚度缩小时,就会引发通过负责栅极泄漏电流的栅极氧化物的隧穿。提出了一种硅MOS结构模型,其中碳纳米管被限制在嵌入栅极电介质的窄层中,以研究此类系统的直接隧穿电流和福勒-诺德海姆(FN)隧穿电流。将此类元素嵌入栅极氧化物中的想法是评估用于存储器件应用的电荷存储可能性。比较纯栅极氧化物和嵌入碳纳米管的栅极氧化物之间的FN隧穿起始电压,发现随着纳米管的引入,起始电压降低。对于在缩小MOS晶体管尺寸方面起重要作用的薄氧化物MOS结构,还研究了在非常低的栅极偏置下的直接隧穿电流。还研究了不同纳米管直径下的FN隧穿电流。

相似文献

1
Study of the tunnelling initiated leakage current through the carbon nanotube embedded gate oxide in metal oxide semiconductor structures.金属氧化物半导体结构中通过嵌入栅极氧化物的碳纳米管引发的隧穿泄漏电流的研究。
Nanotechnology. 2008 Jun 25;19(25):255401. doi: 10.1088/0957-4484/19/25/255401. Epub 2008 May 14.
2
Titanium-tungsten nanocrystals embedded in a SiO(2)/Al(2)O(3) gate dielectric stack for low-voltage operation in non-volatile memory.钛钨纳米晶嵌入 SiO(2)/Al(2)O(3) 栅介质叠层,用于非易失性存储器中的低电压操作。
Nanotechnology. 2010 Jun 18;21(24):245201. doi: 10.1088/0957-4484/21/24/245201. Epub 2010 May 25.
3
Origins and characteristics of the threshold voltage variability of quasiballistic single-walled carbon nanotube field-effect transistors.准弹道型单壁碳纳米管场效应晶体管的阈值电压变化的起源和特征。
ACS Nano. 2015 Feb 24;9(2):1936-44. doi: 10.1021/nn506839p. Epub 2015 Feb 9.
4
Porphyrin-silicon hybrid field-effect transistor with individually addressable top-gate structure.具有可单独寻址顶栅结构的卟啉-硅杂化场效应晶体管。
ACS Nano. 2012 Jan 24;6(1):183-9. doi: 10.1021/nn204535p. Epub 2011 Dec 15.
5
Ge/Si nanowire heterostructures as high-performance field-effect transistors.作为高性能场效应晶体管的锗/硅纳米线异质结构
Nature. 2006 May 25;441(7092):489-93. doi: 10.1038/nature04796.
6
Low-voltage organic transistors with an amorphous molecular gate dielectric.具有非晶分子栅极电介质的低压有机晶体管。
Nature. 2004 Oct 21;431(7011):963-6. doi: 10.1038/nature02987.
7
Field-modulated carrier transport in carbon nanotube transistors.碳纳米管晶体管中的场调制载流子输运
Phys Rev Lett. 2002 Sep 16;89(12):126801. doi: 10.1103/PhysRevLett.89.126801. Epub 2002 Aug 29.
8
Modulating the interface quality and electrical properties of HfTiO/InGaAs gate stack by atomic-layer-deposition-derived Al₂O₃ passivation layer.通过原子层沉积法制备的Al₂O₃钝化层调节HfTiO/InGaAs栅堆叠的界面质量和电学性能。
ACS Appl Mater Interfaces. 2014 Dec 24;6(24):22013-25. doi: 10.1021/am506351u. Epub 2014 Dec 15.
9
Single-Walled Carbon-Nanotubes-Based Organic Memory Structures.基于单壁碳纳米管的有机存储结构
Molecules. 2016 Sep 2;21(9):1166. doi: 10.3390/molecules21091166.
10
Interface States in Gate Stack of Carbon Nanotube Array Transistors.碳纳米管阵列晶体管栅极堆叠中的界面态
ACS Nano. 2024 Jul 23;18(29):19086-19098. doi: 10.1021/acsnano.4c03989. Epub 2024 Jul 8.