• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

可重构硅中的神经动力学。

Neural dynamics in reconfigurable silicon.

出版信息

IEEE Trans Biomed Circuits Syst. 2010 Oct;4(5):311-9. doi: 10.1109/TBCAS.2010.2055157.

DOI:10.1109/TBCAS.2010.2055157
PMID:23853376
Abstract

A neuromorphic analog chip is presented that is capable of implementing massively parallel neural computations while retaining the programmability of digital systems. We show measurements from neurons with Hopf bifurcations and integrate and fire neurons, excitatory and inhibitory synapses, passive dendrite cables, coupled spiking neurons, and central pattern generators implemented on the chip. This chip provides a platform for not only simulating detailed neuron dynamics but also uses the same to interface with actual cells in applications such as a dynamic clamp. There are 28 computational analog blocks (CAB), each consisting of ion channels with tunable parameters, synapses, winner-take-all elements, current sources, transconductance amplifiers, and capacitors. There are four other CABs which have programmable bias generators. The programmability is achieved using floating gate transistors with on-chip programming control. The switch matrix for interconnecting the components in CABs also consists of floating-gate transistors. Emphasis is placed on replicating the detailed dynamics of computational neural models. Massive computational area efficiency is obtained by using the reconfigurable interconnect as synaptic weights, resulting in more than 50 000 possible 9-b accurate synapses in 9 mm(2).

摘要

提出了一种神经拟态模拟芯片,它能够在保留数字系统可编程性的同时实现大规模并行神经计算。我们展示了具有 Hopf 分岔和积分-点火神经元、兴奋性和抑制性突触、被动树突电缆、耦合尖峰神经元和中央模式发生器的神经元的测量结果,这些都在芯片上实现。该芯片不仅为模拟详细的神经元动力学提供了平台,还使用相同的平台与实际细胞接口,例如在动态钳位中应用。有 28 个计算模拟块 (CAB),每个 CAB 都由具有可调参数的离子通道、突触、胜者全拿元件、电流源、跨导放大器和电容器组成。还有另外四个 CAB 具有可编程偏置发生器。可编程性是通过使用带有片上编程控制的浮栅晶体管来实现的。用于连接 CAB 中组件的开关矩阵也由浮栅晶体管组成。重点是复制计算神经模型的详细动态。通过将可重构互连用作突触权重,获得了大量计算面积效率,在 9 平方毫米 (2) 的面积上实现了超过 50000 个 9 位精确的突触。

相似文献

1
Neural dynamics in reconfigurable silicon.可重构硅中的神经动力学。
IEEE Trans Biomed Circuits Syst. 2010 Oct;4(5):311-9. doi: 10.1109/TBCAS.2010.2055157.
2
Neuromorphic hardware databases for exploring structure-function relationships in the brain.用于探索大脑结构-功能关系的神经形态硬件数据库。
Philos Trans R Soc Lond B Biol Sci. 2001 Aug 29;356(1412):1249-58. doi: 10.1098/rstb.2001.0904.
3
Dynamics and bifurcations in a silicon neuron.硅神经元中的动力学和分岔。
IEEE Trans Biomed Circuits Syst. 2010 Oct;4(5):320-8. doi: 10.1109/TBCAS.2010.2051224.
4
Neuromorphic Dynamical Synapses With Reconfigurable Voltage-Gated Kinetics.具有可重构电压门控动力学的神经形态动态突触。
IEEE Trans Biomed Eng. 2020 Jul;67(7):1831-1840. doi: 10.1109/TBME.2019.2948809. Epub 2019 Oct 22.
5
A silicon central pattern generator controls locomotion in vivo.硅基中央模式发生器控制体内运动。
IEEE Trans Biomed Circuits Syst. 2008 Sep;2(3):212-22. doi: 10.1109/TBCAS.2008.2001867.
6
Organizing Sequential Memory in a Neuromorphic Device Using Dynamic Neural Fields.利用动态神经场在神经形态器件中组织顺序记忆。
Front Neurosci. 2018 Nov 13;12:717. doi: 10.3389/fnins.2018.00717. eCollection 2018.
7
Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Channel Kinetics.模拟 VLSI 生物物理神经元和突触,具有可编程的膜通道动力学。
IEEE Trans Biomed Circuits Syst. 2010 Jun;4(3):139-48. doi: 10.1109/TBCAS.2010.2048566.
8
SNAVA-A real-time multi-FPGA multi-model spiking neural network simulation architecture.SNAVA:一种实时多 FPGA 多模型尖峰神经网络模拟架构。
Neural Netw. 2018 Jan;97:28-45. doi: 10.1016/j.neunet.2017.09.011. Epub 2017 Oct 5.
9
A forecast-based STDP rule suitable for neuromorphic implementation.一种适用于神经形态实现的基于预测的 STDP 规则。
Neural Netw. 2012 Aug;32:3-14. doi: 10.1016/j.neunet.2012.02.018. Epub 2012 Feb 14.
10
A compact skyrmionic leaky-integrate-fire spiking neuron device.一种紧凑的斯格明子漏电积分点火尖峰神经元器件。
Nanoscale. 2018 Mar 29;10(13):6139-6146. doi: 10.1039/C7NR09722K.

引用本文的文献

1
Low Cost Interconnected Architecture for the Hardware Spiking Neural Networks.用于硬件脉冲神经网络的低成本互联架构
Front Neurosci. 2018 Nov 21;12:857. doi: 10.3389/fnins.2018.00857. eCollection 2018.
2
A mixed-signal implementation of a polychronous spiking neural network with delay adaptation.具有延迟适应的多时钟尖峰神经网络的混合信号实现。
Front Neurosci. 2014 Mar 18;8:51. doi: 10.3389/fnins.2014.00051. eCollection 2014.
3
Finding a roadmap to achieve large neuromorphic hardware systems.寻找实现大型神经形态硬件系统的路线图。
Front Neurosci. 2013 Sep 10;7:118. doi: 10.3389/fnins.2013.00118. eCollection 2013.
4
A field-programmable analog array development platform for vestibular prosthesis signal processing.一种用于前庭假体信号处理的现场可编程模拟阵列开发平台。
IEEE Trans Biomed Circuits Syst. 2013 Jun;7(3):319-25. doi: 10.1109/TBCAS.2012.2216525.
5
Six networks on a universal neuromorphic computing substrate.六个网络在一个通用的神经形态计算基板上。
Front Neurosci. 2013 Feb 18;7:11. doi: 10.3389/fnins.2013.00011. eCollection 2013.
6
Biophysical Neural Spiking, Bursting, and Excitability Dynamics in Reconfigurable Analog VLSI.可重构模拟 VLSI 中的生物物理神经尖峰、爆发和兴奋性动力学
IEEE Trans Biomed Circuits Syst. 2011 Oct;5(5):420-9. doi: 10.1109/TBCAS.2011.2169794. Epub 2011 Oct 13.
7
Neuromorphic silicon neuron circuits.神经形态硅神经元电路。
Front Neurosci. 2011 May 31;5:73. doi: 10.3389/fnins.2011.00073. eCollection 2011.