• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

具有延迟适应的多时钟尖峰神经网络的混合信号实现。

A mixed-signal implementation of a polychronous spiking neural network with delay adaptation.

机构信息

Bioelectronics and Neuroscience, The MARCS Institute, University of Western Sydney Sydney, NSW, Australia.

出版信息

Front Neurosci. 2014 Mar 18;8:51. doi: 10.3389/fnins.2014.00051. eCollection 2014.

DOI:10.3389/fnins.2014.00051
PMID:24672422
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC3957211/
Abstract

We present a mixed-signal implementation of a re-configurable polychronous spiking neural network capable of storing and recalling spatio-temporal patterns. The proposed neural network contains one neuron array and one axon array. Spike Timing Dependent Delay Plasticity is used to fine-tune delays and add dynamics to the network. In our mixed-signal implementation, the neurons and axons have been implemented as both analog and digital circuits. The system thus consists of one FPGA, containing the digital neuron array and the digital axon array, and one analog IC containing the analog neuron array and the analog axon array. The system can be easily configured to use different combinations of each. We present and discuss the experimental results of all combinations of the analog and digital axon arrays and the analog and digital neuron arrays. The test results show that the proposed neural network is capable of successfully recalling more than 85% of stored patterns using both analog and digital circuits.

摘要

我们提出了一种可重构的多时钟脉冲神经网络的混合信号实现,该网络能够存储和回忆时空模式。所提出的神经网络包含一个神经元阵列和一个轴突阵列。利用尖峰时间相关延迟可塑性来微调延迟并为网络添加动态。在我们的混合信号实现中,神经元和轴突已被实现为模拟和数字电路。因此,该系统由一个 FPGA 组成,其中包含数字神经元阵列和数字轴突阵列,以及一个模拟 IC,其中包含模拟神经元阵列和模拟轴突阵列。系统可以轻松配置为使用每种组合的不同组合。我们展示并讨论了模拟和数字轴突阵列以及模拟和数字神经元阵列的所有组合的实验结果。测试结果表明,所提出的神经网络能够使用模拟和数字电路成功地回忆起超过 85%的存储模式。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/42b91ed2f545/fnins-08-00051-g0014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/ea2b846329f9/fnins-08-00051-g0001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/71993370c0e9/fnins-08-00051-g0002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/d18cf1ed4c03/fnins-08-00051-g0003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/ade014b28233/fnins-08-00051-g0004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/afa20b39fcf7/fnins-08-00051-g0005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/0318081514ca/fnins-08-00051-g0006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/57d67fa500d5/fnins-08-00051-g0007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/71cbfa7badcc/fnins-08-00051-g0008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/9e27facd292f/fnins-08-00051-g0009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/79c34abcc243/fnins-08-00051-g0010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/95116397aee2/fnins-08-00051-g0011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/cc9346b9f60e/fnins-08-00051-g0012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/af33b345a9c2/fnins-08-00051-g0013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/42b91ed2f545/fnins-08-00051-g0014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/ea2b846329f9/fnins-08-00051-g0001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/71993370c0e9/fnins-08-00051-g0002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/d18cf1ed4c03/fnins-08-00051-g0003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/ade014b28233/fnins-08-00051-g0004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/afa20b39fcf7/fnins-08-00051-g0005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/0318081514ca/fnins-08-00051-g0006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/57d67fa500d5/fnins-08-00051-g0007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/71cbfa7badcc/fnins-08-00051-g0008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/9e27facd292f/fnins-08-00051-g0009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/79c34abcc243/fnins-08-00051-g0010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/95116397aee2/fnins-08-00051-g0011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/cc9346b9f60e/fnins-08-00051-g0012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/af33b345a9c2/fnins-08-00051-g0013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/336a/3957211/42b91ed2f545/fnins-08-00051-g0014.jpg

相似文献

1
A mixed-signal implementation of a polychronous spiking neural network with delay adaptation.具有延迟适应的多时钟尖峰神经网络的混合信号实现。
Front Neurosci. 2014 Mar 18;8:51. doi: 10.3389/fnins.2014.00051. eCollection 2014.
2
An FPGA Implementation of a Polychronous Spiking Neural Network with Delay Adaptation.具有延迟适应的多时钟脉冲神经网络的 FPGA 实现。
Front Neurosci. 2013 Feb 13;7:14. doi: 10.3389/fnins.2013.00014. eCollection 2013.
3
A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks.一种用于大规模神经网络的多种尖峰时间突触可塑性规则的神经形态实现。
Front Neurosci. 2015 May 20;9:180. doi: 10.3389/fnins.2015.00180. eCollection 2015.
4
Using a Low-Power Spiking Continuous Time Neuron (SCTN) for Sound Signal Processing.使用低功耗尖峰连续时间神经元(SCTN)进行声音信号处理。
Sensors (Basel). 2021 Feb 4;21(4):1065. doi: 10.3390/s21041065.
5
Breaking Liebig's Law: An Advanced Multipurpose Neuromorphic Engine.打破李比希定律:一种先进的多功能神经形态引擎。
Front Neurosci. 2018 Aug 29;12:593. doi: 10.3389/fnins.2018.00593. eCollection 2018.
6
Analog-digital simulations of full conductance-based networks of spiking neurons with spike timing dependent plasticity.基于全电导的具有脉冲时间依赖可塑性的脉冲神经元网络的模拟数字仿真。
Network. 2006 Sep;17(3):211-33. doi: 10.1080/09548980600711124.
7
Racing to learn: statistical inference and learning in a single spiking neuron with adaptive kernels.争分夺秒地学习:具有自适应核的单个脉冲神经元中的统计推断与学习
Front Neurosci. 2014 Nov 25;8:377. doi: 10.3389/fnins.2014.00377. eCollection 2014.
8
Obstacle Avoidance and Target Acquisition for Robot Navigation Using a Mixed Signal Analog/Digital Neuromorphic Processing System.使用混合信号模拟/数字神经形态处理系统的机器人导航避障与目标获取
Front Neurorobot. 2017 Jul 11;11:28. doi: 10.3389/fnbot.2017.00028. eCollection 2017.
9
A Bidirectional Brain-Machine Interface Featuring a Neuromorphic Hardware Decoder.一种具有神经形态硬件解码器的双向脑机接口。
Front Neurosci. 2016 Dec 9;10:563. doi: 10.3389/fnins.2016.00563. eCollection 2016.
10
A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses.一种可重构的在线学习脉冲神经形态处理器,包含256个神经元和128K个突触。
Front Neurosci. 2015 Apr 29;9:141. doi: 10.3389/fnins.2015.00141. eCollection 2015.

引用本文的文献

1
The silence of the neurons: an application to enhance performance and energy efficiency.神经元的沉默:一种用于提高性能和能源效率的应用。
Front Neurosci. 2024 Feb 28;17:1333238. doi: 10.3389/fnins.2023.1333238. eCollection 2023.
2
Synaptic Delays for Insect-Inspired Temporal Feature Detection in Dynamic Neuromorphic Processors.动态神经形态处理器中用于昆虫启发式时间特征检测的突触延迟
Front Neurosci. 2020 Feb 28;14:150. doi: 10.3389/fnins.2020.00150. eCollection 2020.
3
Breaking Liebig's Law: An Advanced Multipurpose Neuromorphic Engine.

本文引用的文献

1
Programming time-multiplexed reconfigurable hardware using a scalable neuromorphic compiler.使用可扩展神经形态编译器对时分复用可重构硬件进行编程。
IEEE Trans Neural Netw Learn Syst. 2012 Jun;23(6):889-901. doi: 10.1109/TNNLS.2012.2191795.
2
Finding a roadmap to achieve large neuromorphic hardware systems.寻找实现大型神经形态硬件系统的路线图。
Front Neurosci. 2013 Sep 10;7:118. doi: 10.3389/fnins.2013.00118. eCollection 2013.
3
Neural dynamics in reconfigurable silicon.可重构硅中的神经动力学。
打破李比希定律:一种先进的多功能神经形态引擎。
Front Neurosci. 2018 Aug 29;12:593. doi: 10.3389/fnins.2018.00593. eCollection 2018.
4
An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator.一种基于现场可编程门阵列的大规模并行神经形态皮层模拟器。
Front Neurosci. 2018 Apr 10;12:213. doi: 10.3389/fnins.2018.00213. eCollection 2018.
5
A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks.一种用于大规模神经网络的多种尖峰时间突触可塑性规则的神经形态实现。
Front Neurosci. 2015 May 20;9:180. doi: 10.3389/fnins.2015.00180. eCollection 2015.
6
Research topic: neuromorphic engineering systems and applications. A snapshot of neuromorphic systems engineering.研究主题:神经形态工程系统与应用。神经形态系统工程概述。
Front Neurosci. 2014 Dec 19;8:424. doi: 10.3389/fnins.2014.00424. eCollection 2014.
7
Racing to learn: statistical inference and learning in a single spiking neuron with adaptive kernels.争分夺秒地学习:具有自适应核的单个脉冲神经元中的统计推断与学习
Front Neurosci. 2014 Nov 25;8:377. doi: 10.3389/fnins.2014.00377. eCollection 2014.
8
FPGA implementation of a biological neural network based on the Hodgkin-Huxley neuron model.基于 Hodgkin-Huxley 神经元模型的生物神经网络的 FPGA 实现。
Front Neurosci. 2014 Nov 21;8:379. doi: 10.3389/fnins.2014.00379. eCollection 2014.
IEEE Trans Biomed Circuits Syst. 2010 Oct;4(5):311-9. doi: 10.1109/TBCAS.2010.2055157.
4
A learning-enabled neuron array IC based upon transistor channel models of biological phenomena.基于生物现象晶体管通道模型的可学习神经元阵列 IC。
IEEE Trans Biomed Circuits Syst. 2013 Feb;7(1):71-81. doi: 10.1109/TBCAS.2012.2197858.
5
An FPGA Implementation of a Polychronous Spiking Neural Network with Delay Adaptation.具有延迟适应的多时钟脉冲神经网络的 FPGA 实现。
Front Neurosci. 2013 Feb 13;7:14. doi: 10.3389/fnins.2013.00014. eCollection 2013.
6
VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality.基于 VLSI 的 2.8Gevent/s 分组式 AER 接口的实现,具有路由和事件排序功能。
Front Neurosci. 2011 Oct 12;5:117. doi: 10.3389/fnins.2011.00117. eCollection 2011.
7
Performance/price estimates for cortex-scale hardware: a design space exploration.针对皮质尺度硬件的性能/价格预估:设计空间探索。
Neural Netw. 2011 Apr;24(3):291-304. doi: 10.1016/j.neunet.2010.12.003. Epub 2010 Dec 23.
8
A generalized linear integrate-and-fire neural model produces diverse spiking behaviors.一种广义线性积分发放神经模型产生多样的放电行为。
Neural Comput. 2009 Mar;21(3):704-18. doi: 10.1162/neco.2008.12-07-680.
9
Simple model of spiking neurons.脉冲神经元的简单模型。
IEEE Trans Neural Netw. 2003;14(6):1569-72. doi: 10.1109/TNN.2003.820440.
10
Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses.具有基于电导突触的脉冲神经元动态可重构硅阵列。
IEEE Trans Neural Netw. 2007 Jan;18(1):253-65. doi: 10.1109/TNN.2006.883007.