• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于超低功耗应用的CMOS兼容III-V族化合物电子-空穴双层隧穿场效应晶体管的设计与分析

Design and Analysis of CMOS-Compatible III-V Compound Electron-Hole Bilayer Tunneling Field-Effect Transistor for Ultra-Low-Power Applications.

作者信息

Kim Sung Yoon, Seo Jae Hwa, Yoon Young Jun, Lee Ho-Young, Lee Seong Min, Cho Seongjae, Kang In Man

出版信息

J Nanosci Nanotechnol. 2015 Oct;15(10):7486-92. doi: 10.1166/jnn.2015.11142.

DOI:10.1166/jnn.2015.11142
PMID:26726356
Abstract

In this work, we design and analyze complementary metal-oxide-semiconductor (CMOS)-compatible III-V compound electron-hole bilayer (EHB) tunneling field-effect transistors (TFETs) by using two-dimensional (2D) technology computer-aided design (TCAD) simulations. A recently proposed EHB TFET exploits a bias-induced band-to-band tunneling (BTBT) across the electron-hole bilayer by an electric field from the top and bottom gates. This is in contrast to conventional planar p(+)-p(-)-n TFETs, which utilize BTBT across the source-to-channel junction. We applied III-V compound semiconductor materials to the EHB TFETs in order to enhance the current drivability and switching performance. Devices based on various compound semiconductor materials have been designed and analyzed in terms of their primary DC characteristics. In addition, the operational principles were validated by close examination of the electron concentrations and energy-band diagrams under various operation conditions. The simulation results of the optimally designed In0.533Ga0.47As EHB TFET show outstanding performance, with an on-state current (Ion) of 249.5 μA/μm, subthreshold swing (S) of 11.4 mV/dec, and threshold voltage (Vth) of 50 mV at VDS = 0.5 V. Based on the DC-optimized InGaAs EHB TFET, the CMOS inverter circuit was simulated in views of static and dynamic behaviors of the p-channel device with exchanges between top and bottom gates or between source and drain electrodes maintaining the device structure.

摘要

在这项工作中,我们通过使用二维(2D)技术计算机辅助设计(TCAD)模拟,设计并分析了与互补金属氧化物半导体(CMOS)兼容的III-V族化合物电子-空穴双层(EHB)隧穿场效应晶体管(TFET)。最近提出的EHB TFET利用顶部和底部栅极产生的电场,在电子-空穴双层上实现偏置诱导的带间隧穿(BTBT)。这与传统的平面p(+)-p(-)-n TFET不同,传统TFET利用源极到沟道结之间的BTBT。我们将III-V族化合物半导体材料应用于EHB TFET,以提高电流驱动能力和开关性能。基于各种化合物半导体材料的器件已根据其主要直流特性进行了设计和分析。此外,通过仔细研究各种工作条件下的电子浓度和能带图,验证了其工作原理。优化设计的In0.533Ga0.47As EHB TFET的模拟结果显示出优异的性能,在VDS = 0.5 V时,导通电流(Ion)为249.5 μA/μm,亚阈值摆幅(S)为11.4 mV/dec,阈值电压(Vth)为50 mV。基于直流优化的InGaAs EHB TFET,在保持器件结构的情况下,通过交换顶部和底部栅极或源极和漏极电极,从p沟道器件的静态和动态行为角度对CMOS反相器电路进行了模拟。

相似文献

1
Design and Analysis of CMOS-Compatible III-V Compound Electron-Hole Bilayer Tunneling Field-Effect Transistor for Ultra-Low-Power Applications.用于超低功耗应用的CMOS兼容III-V族化合物电子-空穴双层隧穿场效应晶体管的设计与分析
J Nanosci Nanotechnol. 2015 Oct;15(10):7486-92. doi: 10.1166/jnn.2015.11142.
2
Design Optimization and Analysis of InGaAs/InAs/InGaAs Heterojunction-Based Electron Hole Bilayer Tunneling FETs.基于InGaAs/InAs/InGaAs异质结的电子空穴双层隧穿场效应晶体管的设计优化与分析
J Nanosci Nanotechnol. 2019 Oct 1;19(10):6070-6076. doi: 10.1166/jnn.2019.17021.
3
Analysis on RF parameters of nanoscale tunneling field-effect transistor based on InAs/InGaAs/InP heterojunctions.基于InAs/InGaAs/InP异质结的纳米级隧穿场效应晶体管的射频参数分析
J Nanosci Nanotechnol. 2013 Dec;13(12):8133-6. doi: 10.1166/jnn.2013.8220.
4
Complementary Black Phosphorus Tunneling Field-Effect Transistors.互补黑磷隧穿场效应晶体管
ACS Nano. 2019 Jan 22;13(1):377-385. doi: 10.1021/acsnano.8b06441. Epub 2018 Dec 21.
5
Energy-Efficient Tunneling Field-Effect Transistors for Low-Power Device Applications: Challenges and Opportunities.用于低功耗器件应用的节能隧道场效应晶体管:挑战与机遇
ACS Appl Mater Interfaces. 2020 Oct 21;12(42):47127-47163. doi: 10.1021/acsami.0c10213. Epub 2020 Oct 6.
6
Design Optimization of InGaAs/GaAsSb-Based -Type Gate-All-Around Arch-Shaped Tunneling Field-Effect Transistor.基于InGaAs/GaAsSb的N型全栅拱形隧道场效应晶体管的设计优化
J Nanosci Nanotechnol. 2019 Oct 1;19(10):6762-6766. doi: 10.1166/jnn.2019.17103.
7
High performance tunnel field-effect transistor by gate and source engineering.通过栅极和源极工程实现的高性能隧道场效应晶体管。
Nanotechnology. 2014 Dec 19;25(50):505201. doi: 10.1088/0957-4484/25/50/505201. Epub 2014 Nov 26.
8
Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.锗基栅极-金属芯垂直纳米线隧道场效应晶体管的设计与优化
Micromachines (Basel). 2019 Oct 31;10(11):749. doi: 10.3390/mi10110749.
9
Analyses on RF Performances of Silicon-Compatible InGaAs-Based Planar-Type and Fin-Type Junctionless Field-Effect Transistors.基于硅兼容的平面型和鳍型无结场效应晶体管的射频性能分析
J Nanosci Nanotechnol. 2015 Oct;15(10):7615-9. doi: 10.1166/jnn.2015.11141.
10
Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET).双栅等腰梯形隧道场效应晶体管(DGIT-TFET)的设计优化
Micromachines (Basel). 2019 Mar 30;10(4):229. doi: 10.3390/mi10040229.