勘误：具有单片集成3D忆阻器交叉开关/CMOS混合电路的乘法累加引擎。
Corrigendum: A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit.
作者信息
Chakrabarti B, Lastras-Montaño M A, Adam G, Prezioso M, Hoskins B, Payvand M, Madhavan A, Ghofrani A, Theogarajan L, Cheng K-T, Strukov D B
出版信息
Sci Rep. 2017 Jul 27;7:46874. doi: 10.1038/srep46874.
Abstract
This corrects the article DOI: 10.1038/srep42429.
摘要
本文更正了文章的数字对象标识符
10.1038/srep42429。
相似文献
1
Corrigendum: A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit.勘误：具有单片集成3D忆阻器交叉开关/CMOS混合电路的乘法累加引擎。
Sci Rep. 2017 Jul 27;7:46874. doi: 10.1038/srep46874.
2
A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit.一种具有整体集成 3D 忆阻器交叉点/CMOS 混合电路的乘加引擎。
Sci Rep. 2017 Feb 14;7:42429. doi: 10.1038/srep42429.
3
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks.用于二元忆阻器交叉开关神经网络的、具有与寄生电阻相关的非理想效应校正的忆阻器-互补金属氧化物半导体混合神经元电路。
Micromachines (Basel). 2021 Jul 1;12(7):791. doi: 10.3390/mi12070791.
4
Hybrid Circuit of Memristor and Complementary Metal-Oxide-Semiconductor for Defect-Tolerant Spatial Pooling with Boost-Factor Adjustment.用于具有升压因子调整的容错空间池化的忆阻器与互补金属氧化物半导体混合电路。
Materials (Basel). 2019 Jul 1;12(13):2122. doi: 10.3390/ma12132122.
5
Memristor-CMOS Hybrid Circuit for Temporal-Pooling of Sensory and Hippocampal Responses of Cortical Neurons.用于皮层神经元感觉和海马反应时间池化的忆阻器-互补金属氧化物半导体混合电路
Materials (Basel). 2019 Mar 15;12(6):875. doi: 10.3390/ma12060875.
6
Time-Shared Twin Memristor Crossbar Reducing the Number of Arrays by Half for Pattern Recognition.分时双忆阻器交叉阵列将阵列数量减半用于模式识别。
Nanoscale Res Lett. 2017 Dec;12(1):205. doi: 10.1186/s11671-017-1973-4. Epub 2017 Mar 21.
7
Compensating Circuit to Reduce the Impact of Wire Resistance in a Memristor Crossbar-Based Perceptron Neural Network.用于减少基于忆阻器交叉阵列的感知器神经网络中线电阻影响的补偿电路。
Micromachines (Basel). 2019 Oct 2;10(10):671. doi: 10.3390/mi10100671.
8
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training.用于快速且节能的容错训练的部分门控忆阻器交叉阵列
Micromachines (Basel). 2019 Apr 13;10(4):245. doi: 10.3390/mi10040245.
9
3D integration of planar crossbar memristive devices with CMOS substrate.平面交叉阵列忆阻器件与CMOS衬底的3D集成。
Nanotechnology. 2014 Oct 10;25(40):405202. doi: 10.1088/0957-4484/25/40/405202.
10
Memristor-based multilayer neural networks with online gradient descent training.基于忆阻器的多层神经网络及其在线梯度下降训练。
IEEE Trans Neural Netw Learn Syst. 2015 Oct;26(10):2408-21. doi: 10.1109/TNNLS.2014.2383395. Epub 2015 Jan 14.
引用本文的文献
1
Low Power, CMOS-MoS Memtransistor based Neuromorphic Hybrid Architecture for Wake-Up Systems.基于低功耗 CMOS-MOS 忆阻器的神经形态混合架构用于唤醒系统。
Sci Rep. 2019 Oct 30;9(1):15604. doi: 10.1038/s41598-019-51606-x.
Zotero 插件