Suppr超能文献

一种高度兼容互补金属氧化物半导体(CMOS)的基于氧化铪的铁电二极管。

A highly CMOS compatible hafnia-based ferroelectric diode.

作者信息

Luo Qing, Cheng Yan, Yang Jianguo, Cao Rongrong, Ma Haili, Yang Yang, Huang Rong, Wei Wei, Zheng Yonghui, Gong Tiancheng, Yu Jie, Xu Xiaoxin, Yuan Peng, Li Xiaoyan, Tai Lu, Yu Haoran, Shang Dashan, Liu Qi, Yu Bing, Ren Qiwei, Lv Hangbing, Liu Ming

机构信息

Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, No. 3 Beitucheng West Road, Chaoyang District, Beijing, 100029, China.

Key Laboratory of Polar Materials and Devices (MOE), Department of Electronics, East China Normal University, 500 Dongchuan Road, Shanghai, 200241, China.

出版信息

Nat Commun. 2020 Mar 13;11(1):1391. doi: 10.1038/s41467-020-15159-2.

Abstract

Memory devices with high speed and high density are highly desired to address the 'memory wall' issue. Here we demonstrated a highly scalable, three-dimensional stackable ferroelectric diode, with its rectifying polarity modulated by the polarization reversal of HfZrO films. By visualizing the hafnium/zirconium lattice order and oxygen lattice order with atomic-resolution spherical aberration-corrected STEM, we revealed the correlation between the spontaneous polarization of HfZrO film and the displacement of oxygen atom, thus unambiguously identified the non-centrosymmetric Pca2 orthorhombic phase in HfZrO film. We further implemented this ferroelectric diode in an 8 layers 3D array. Operation speed as high as 20 ns and robust endurance of more than 10 were demonstrated. The built-in nonlinearity of more than 100 guarantees its self-selective property that eliminates the need for external selectors to suppress the leakage current in large array. This work opens up new opportunities for future memory hierarchy evolution.

摘要

为解决“内存墙”问题,人们迫切需要高速高密度的存储器件。在此,我们展示了一种高度可扩展的三维可堆叠铁电二极管,其整流极性由HfZrO薄膜的极化反转调制。通过用原子分辨率球差校正扫描透射电子显微镜(STEM)可视化铪/锆晶格有序和氧晶格有序,我们揭示了HfZrO薄膜的自发极化与氧原子位移之间的相关性,从而明确识别出HfZrO薄膜中的非中心对称Pca2正交相。我们进一步在一个8层3D阵列中实现了这种铁电二极管。展示了高达20纳秒的运行速度和超过10次的强大耐久性。超过100的内置非线性保证了其自选择性,无需外部选择器来抑制大阵列中的漏电流。这项工作为未来内存层次结构的演进开辟了新的机遇。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/0ddc/7070068/7bf11f4ca8db/41467_2020_15159_Fig1_HTML.jpg

文献AI研究员

20分钟写一篇综述,助力文献阅读效率提升50倍。

立即体验

用中文搜PubMed

大模型驱动的PubMed中文搜索引擎

马上搜索

文档翻译

学术文献翻译模型,支持多种主流文档格式。

立即体验