• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

首次展示使用多级单元铁电场效应晶体管的内存计算交叉开关。

First demonstration of in-memory computing crossbar using multi-level Cell FeFET.

作者信息

Soliman Taha, Chatterjee Swetaki, Laleni Nellie, Müller Franz, Kirchner Tobias, Wehn Norbert, Kämpfe Thomas, Chauhan Yogesh Singh, Amrouch Hussam

机构信息

Robert Bosch GmbH, Renningen, Germany.

Semiconducture Test and Reliability, University of Stuttgart, Stuttgart, Germany.

出版信息

Nat Commun. 2023 Oct 10;14(1):6348. doi: 10.1038/s41467-023-42110-y.

DOI:10.1038/s41467-023-42110-y
PMID:37816751
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC10564859/
Abstract

Advancements in AI led to the emergence of in-memory-computing architectures as a promising solution for the associated computing and memory challenges. This study introduces a novel in-memory-computing (IMC) crossbar macro utilizing a multi-level ferroelectric field-effect transistor (FeFET) cell for multi-bit multiply and accumulate (MAC) operations. The proposed 1FeFET-1R cell design stores multi-bit information while minimizing device variability effects on accuracy. Experimental validation was performed using 28 nm HKMG technology-based FeFET devices. Unlike traditional resistive memory-based analog computing, our approach leverages the electrical characteristics of stored data within the memory cell to derive MAC operation results encoded in activation time and accumulated current. Remarkably, our design achieves 96.6% accuracy for handwriting recognition and 91.5% accuracy for image classification without extra training. Furthermore, it demonstrates exceptional performance, achieving 885.4 TOPS/W-nearly double that of existing designs. This study represents the first successful implementation of an in-memory macro using a multi-state FeFET cell for complete MAC operations, preserving crossbar density without additional structural overhead.

摘要

人工智能的进步促使内存计算架构应运而生,成为应对相关计算和内存挑战的一种有前景的解决方案。本研究介绍了一种新颖的内存计算(IMC)交叉开关宏,它利用多级铁电场效应晶体管(FeFET)单元进行多位乘法和累加(MAC)运算。所提出的1FeFET-1R单元设计在存储多位信息的同时,将器件变化对精度的影响降至最低。使用基于28纳米HKMG技术的FeFET器件进行了实验验证。与传统的基于电阻式存储器的模拟计算不同,我们的方法利用存储在存储单元内的数据的电学特性,得出在激活时间和累积电流中编码的MAC运算结果。值得注意的是,我们的设计在无需额外训练的情况下,手写识别准确率达到96.6%,图像分类准确率达到91.5%。此外,它还展现出卓越的性能,达到885.4 TOPS/W,几乎是现有设计的两倍。本研究代表了首次成功实现使用多态FeFET单元进行完整MAC运算的内存宏,在不增加额外结构开销的情况下保持交叉开关密度。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/9a4203072a5c/41467_2023_42110_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/4813c1f5d05a/41467_2023_42110_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/da49aa67fe3d/41467_2023_42110_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/4afe5f441842/41467_2023_42110_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/0dfa56d85b05/41467_2023_42110_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/6454c51b4069/41467_2023_42110_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/f042cf6b0193/41467_2023_42110_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/9a4203072a5c/41467_2023_42110_Fig7_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/4813c1f5d05a/41467_2023_42110_Fig1_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/da49aa67fe3d/41467_2023_42110_Fig2_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/4afe5f441842/41467_2023_42110_Fig3_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/0dfa56d85b05/41467_2023_42110_Fig4_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/6454c51b4069/41467_2023_42110_Fig5_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/f042cf6b0193/41467_2023_42110_Fig6_HTML.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/02e0/10564859/9a4203072a5c/41467_2023_42110_Fig7_HTML.jpg

相似文献

1
First demonstration of in-memory computing crossbar using multi-level Cell FeFET.首次展示使用多级单元铁电场效应晶体管的内存计算交叉开关。
Nat Commun. 2023 Oct 10;14(1):6348. doi: 10.1038/s41467-023-42110-y.
2
Reconfigurable aJ-Level Ferroelectric Transistor-Based Boolean Logic for Logic-in-Memory.用于内存中逻辑的基于可重构阿焦耳级铁电晶体管的布尔逻辑
Nano Lett. 2024 Sep 4;24(35):10957-10963. doi: 10.1021/acs.nanolett.4c02873. Epub 2024 Aug 22.
3
Laterally gated ferroelectric field effect transistor (LG-FeFET) using α-InSe for stacked in-memory computing array.用于堆叠式内存计算阵列的采用α-InSe的横向栅控铁电场效应晶体管(LG-FeFET)。
Nat Commun. 2023 Oct 25;14(1):6778. doi: 10.1038/s41467-023-41991-3.
4
First demonstration of 2T0C-FeDRAM: a-ITZO FET and double gate a-ITZO/a-IGZO FeFET with a record-long multibit retention time of >4-bit and >2000 s.2T0C-FeDRAM的首次演示:a-ITZO场效应晶体管和双栅a-ITZO/a-IGZO铁电场效应晶体管,具有大于4位且大于2000秒的创纪录长多位保持时间。
Nanoscale. 2024 Sep 12;16(35):16467-16476. doi: 10.1039/d4nr02393e.
5
Self-Selective Multi-Terminal Memtransistor Crossbar Array for In-Memory Computing.用于内存计算的自选择多端忆阻器交叉阵列
ACS Nano. 2021 Jan 26;15(1):1764-1774. doi: 10.1021/acsnano.0c09441. Epub 2021 Jan 14.
6
Precision-extension technique for accurate vector-matrix multiplication with a CNT transistor crossbar array.采用 CNT 晶体管交叉阵列的精确扩展技术实现精确的向量-矩阵乘法。
Nanoscale. 2019 Nov 28;11(44):21449-21457. doi: 10.1039/c9nr06715a. Epub 2019 Nov 4.
7
Monolithically Integrated Complementary Ferroelectric FET XNOR Synapse for the Binary Neural Network.用于二元神经网络的单片集成互补铁电场效应晶体管异或突触
ACS Appl Mater Interfaces. 2024 Jan 17;16(2):2467-2476. doi: 10.1021/acsami.3c13945. Epub 2024 Jan 4.
8
Supervised Learning in All FeFET-Based Spiking Neural Network: Opportunities and Challenges.基于全铁电场效应晶体管的脉冲神经网络中的监督学习:机遇与挑战。
Front Neurosci. 2020 Jun 24;14:634. doi: 10.3389/fnins.2020.00634. eCollection 2020.
9
Ferroelectric compute-in-memory annealer for combinatorial optimization problems.用于组合优化问题的铁电内存计算退火器。
Nat Commun. 2024 Mar 18;15(1):2419. doi: 10.1038/s41467-024-46640-x.
10
Power-Delay Area-Efficient Processing-In-Memory Based on Nanocrystalline Hafnia Ferroelectric Field-Effect Transistors.基于纳米晶 Hafnia 铁电场效应晶体管的功耗-延迟-面积高效存储处理技术。
ACS Appl Mater Interfaces. 2023 Jan 11;15(1):1463-1474. doi: 10.1021/acsami.2c14867. Epub 2022 Dec 28.

引用本文的文献

1
Ultrahigh-precision analog computing using memory-switching geometric ratio of transistors.利用晶体管的忆阻开关几何比率实现的超高精度模拟计算。
Sci Adv. 2025 Sep 12;11(37):eady4798. doi: 10.1126/sciadv.ady4798.
2
A near-threshold memristive computing-in-memory engine for edge intelligence.一种用于边缘智能的近阈值忆阻存内计算引擎。
Nat Commun. 2025 Jul 1;16(1):5897. doi: 10.1038/s41467-025-61025-4.
3
Effect of post-metallization anneal on monolithic co-integration of HfZrO-based FeFET and CMOS.金属化后退火对基于HfZrO的铁电场效应晶体管与互补金属氧化物半导体单片共集成的影响。

本文引用的文献

1
Achieving software-equivalent accuracy for hyperdimensional computing with ferroelectric-based in-memory computing.实现基于铁电的内存计算的超高维计算的软件等效精度。
Sci Rep. 2022 Nov 10;12(1):19201. doi: 10.1038/s41598-022-23116-w.
2
A crossbar array of magnetoresistive memory devices for in-memory computing.用于内存计算的磁阻式存储器件的交叉开关阵列。
Nature. 2022 Jan;601(7892):211-216. doi: 10.1038/s41586-021-04196-6. Epub 2022 Jan 12.
3
Ferroelectric field-effect transistors based on HfO: a review.基于HfO的铁电场效应晶体管综述
Sci Rep. 2025 May 18;15(1):17237. doi: 10.1038/s41598-025-02281-8.
4
8-bit states in 2D floating-gate memories using gate-injection mode for large-scale convolutional neural networks.用于大规模卷积神经网络的采用栅极注入模式的二维浮栅存储器中的8位状态
Nat Commun. 2025 Mar 18;16(1):2649. doi: 10.1038/s41467-025-58005-z.
5
Low-power edge detection based on ferroelectric field-effect transistor.基于铁电场效应晶体管的低功耗边缘检测
Nat Commun. 2025 Jan 10;16(1):565. doi: 10.1038/s41467-024-55224-8.
6
Ferroelectric capacitors and field-effect transistors as in-memory computing elements for machine learning workloads.铁电电容器和场效应晶体管作为用于机器学习工作负载的内存计算元件。
Sci Rep. 2024 Apr 24;14(1):9426. doi: 10.1038/s41598-024-59298-8.
Nanotechnology. 2021 Sep 22;32(50). doi: 10.1088/1361-6528/ac189f.