• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

利用等分段抛物线逼近的直接数字频率合成器(DDFS)新型 ROM 压缩架构。

A novel ROM compression architecture for DDFS utilizing the parabolic approximation of equi-section division.

机构信息

Department of Electrical Engineering, National Dong Hwa University, Hualien, Taiwan, ROC.

出版信息

IEEE Trans Ultrason Ferroelectr Freq Control. 2012 Dec;59(12):2603-12. doi: 10.1109/TUFFC.2012.2501.

DOI:10.1109/TUFFC.2012.2501
PMID:23221209
Abstract

In this paper, we propose the parabolic approximation of equi-section division (PAESD) utilizing the symmetry property and amplitude approximation of a sinusoidal waveform to design a direct digital frequency synthesizer (DDFS). The sinusoidal phase of a one-quarter period is divided into equi-sections. The proposed method utilizes the curvature equivalence to derive each parabolic curve function, and then the value of the error function between each parabolic curve function and the sinusoidal function is stored in an error-compensation ROM to reconstruct the real sinusoidal waveform. The upper/lower bound of the maximum error value stored in the error-compensation ROM is derived to determine the minimum required memory word length relative to the number of bits of the equi-sections. Thus, the minimum size of the total ROMs of the DDFS using the PAESD without error-compensation ROM is compressed to 544 bits; the total compression ratio, compared with the minimum size of the total ROMs of the DDFS using the basic look-up table (LUT), is approximately 843:1, achieved by consuming additional circuits [71 adaptive look-up tables (ALUTs), 3 digital signal processor (DSP) block 9-bit elements]. Consequently, the results show that the proposed ROM compression method can effectively achieve a better compression ratio than the state-of-the-art solutions without affecting the spectrum performance of an average spurious-free dynamic range (SFDR) of -85 dBc.

摘要

在本文中,我们提出了等分段抛物线逼近(PAESD),利用正弦波的对称性和幅度逼近来设计直接数字频率合成器(DDFS)。将四分之一周期的正弦相位分成等份。所提出的方法利用曲率等效性来推导每个抛物线曲线函数,然后将每个抛物线曲线函数与正弦函数之间的误差函数的值存储在误差补偿 ROM 中,以重建真实的正弦波形。导出存储在误差补偿 ROM 中的最大误差值的上限和下限,以确定相对于等分段位数所需的最小内存字长。因此,使用 PAESD 而不使用误差补偿 ROM 的 DDFS 的总 ROM 的最小尺寸被压缩到 544 位;与使用基本查找表 (LUT) 的 DDFS 的总 ROM 的最小尺寸相比,总压缩比约为 843:1,这是通过消耗额外的电路[71 个自适应查找表 (ALUT)、3 个数字信号处理器 (DSP) 块 9 位元件]实现的。因此,结果表明,所提出的 ROM 压缩方法可以有效地实现比现有解决方案更好的压缩比,而不会影响平均无杂散动态范围 (SFDR)为-85 dBc 的频谱性能。

相似文献

1
A novel ROM compression architecture for DDFS utilizing the parabolic approximation of equi-section division.利用等分段抛物线逼近的直接数字频率合成器(DDFS)新型 ROM 压缩架构。
IEEE Trans Ultrason Ferroelectr Freq Control. 2012 Dec;59(12):2603-12. doi: 10.1109/TUFFC.2012.2501.
2
High-performance DDFS design using the equi-section division method.采用等分段划分方法的高性能直接数字频率合成器设计。
IEEE Trans Ultrason Ferroelectr Freq Control. 2010 Dec;57(12):2616-26. doi: 10.1109/TUFFC.2010.1736.
3
A ROM-less direct digital frequency synthesizer based on hybrid polynomial approximation.一种基于混合多项式逼近的无只读存储器直接数字频率合成器。
ScientificWorldJournal. 2014;2014:812576. doi: 10.1155/2014/812576. Epub 2014 Apr 23.
4
Optimized Design of Direct Digital Frequency Synthesizer Based on Hermite Interpolation.基于埃尔米特插值的直接数字频率合成器优化设计
Sensors (Basel). 2024 Sep 28;24(19):6285. doi: 10.3390/s24196285.
5
A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise.一种采用非线性只读存储器寻址的新型药物递送系统,具有改进的压缩率和量化噪声。
IEEE Trans Ultrason Ferroelectr Freq Control. 2006 Feb;53(2):274-83. doi: 10.1109/tuffc.2006.1593365.
6
Method to suppress DDFS spurious signals in a frequency-hopping synthesizer with DDFS-driven PLL architecture.采用 DDFS 驱动 PLL 架构的频率跳变合成器中抑制 DDFS 杂散信号的方法。
IEEE Trans Ultrason Ferroelectr Freq Control. 2010;57(2):299-304. doi: 10.1109/TUFFC.2010.1410.
7
Hardware implementation of 32-bit high-speed direct digital frequency synthesizer.32位高速直接数字频率合成器的硬件实现
ScientificWorldJournal. 2014;2014:131568. doi: 10.1155/2014/131568. Epub 2014 Jun 2.
8
Methods of mapping from phase to sine amplitude in direct digital synthesis.
IEEE Trans Ultrason Ferroelectr Freq Control. 1997;44(2):526-34. doi: 10.1109/58.585137.
9
Spline-based high-accuracy piecewise-polynomial phase-to-sinusoid amplitude converters.基于样条的高精度分段多项式相位到正弦幅度转换器。
IEEE Trans Ultrason Ferroelectr Freq Control. 2011 Apr;58(4):711-29. doi: 10.1109/TUFFC.2011.1864.
10
Spurious signals in direct digital frequency synthesizers due to the phase truncation.
IEEE Trans Ultrason Ferroelectr Freq Control. 2000;47(5):1166-72. doi: 10.1109/58.869062.

引用本文的文献

1
Taylor Series Interpolation-Based Direct Digital Frequency Synthesizer with High Memory Compression Ratio.基于泰勒级数插值且具有高内存压缩率的直接数字频率合成器
Sensors (Basel). 2025 Apr 10;25(8):2403. doi: 10.3390/s25082403.
2
Optimized Design of Direct Digital Frequency Synthesizer Based on Hermite Interpolation.基于埃尔米特插值的直接数字频率合成器优化设计
Sensors (Basel). 2024 Sep 28;24(19):6285. doi: 10.3390/s24196285.