• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

面向实际应用的高性能晶圆级钼硫化物晶体管

High-Performance Wafer-Scale MoS Transistors toward Practical Application.

作者信息

Xu Hu, Zhang Haima, Guo Zhongxun, Shan Yuwei, Wu Shiwei, Wang Jianlu, Hu Weida, Liu Hanqi, Sun Zhengzong, Luo Chen, Wu Xing, Xu Zihan, Zhang David Wei, Bao Wenzhong, Zhou Peng

机构信息

State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, 200433, China.

State Key Laboratory of Surface Physics, Key Laboratory of Micro and Nano Photonic Structures (MOE), Physics Department, Fudan University, Shanghai, 200433, China.

出版信息

Small. 2018 Nov;14(48):e1803465. doi: 10.1002/smll.201803465. Epub 2018 Oct 16.

DOI:10.1002/smll.201803465
PMID:30328296
Abstract

Atomic thin transition-metal dichalcogenides (TMDs) are considered as an emerging platform to build next-generation semiconductor devices. However, to date most devices are still based on exfoliated TMD sheets on a micrometer scale. Here, a novel chemical vapor deposition synthesis strategy by introducing multilayer (ML) MoS islands to improve device performance is proposed. A four-probe method is applied to confirm that the contact resistance decreases by one order of magnitude, which can be attributed to a conformal contact by the extra amount of exposed edges from the ML-MoS islands. Based on such continuous MoS films synthesized on a 2 in. insulating substrate, a top-gated field effect transistor (FET) array is fabricated to explore key metrics such as threshold voltage (V ) and field effect mobility (μ ) for hundreds of MoS FETs. The statistical results exhibit a surprisingly low variability of these parameters. An average effective μ of 70 cm V s and subthreshold swing of about 150 mV dec are extracted from these MoS FETs, which are comparable to the best top-gated MoS FETs achieved by mechanical exfoliation. The result is a key step toward scaling 2D-TMDs into functional systems and paves the way for the future development of 2D-TMDs integrated circuits.

摘要

原子级薄的过渡金属二硫属化物(TMDs)被认为是构建下一代半导体器件的新兴平台。然而,迄今为止,大多数器件仍基于微米级的剥离TMD薄片。在此,提出了一种通过引入多层(ML)MoS岛来提高器件性能的新型化学气相沉积合成策略。采用四探针法证实接触电阻降低了一个数量级,这可归因于ML-MoS岛额外暴露的边缘实现了共形接触。基于在2英寸绝缘衬底上合成的这种连续MoS薄膜,制造了一个顶栅场效应晶体管(FET)阵列,以探索数百个MoS FET的阈值电压(V )和场效应迁移率(μ )等关键指标。统计结果显示这些参数的变化率出奇地低。从这些MoS FET中提取出平均有效μ为70 cm V s,亚阈值摆幅约为150 mV dec,这与通过机械剥离实现的最佳顶栅MoS FET相当。该结果是将二维TMDs扩展到功能系统的关键一步,为二维TMDs集成电路的未来发展铺平了道路。

相似文献

1
High-Performance Wafer-Scale MoS Transistors toward Practical Application.面向实际应用的高性能晶圆级钼硫化物晶体管
Small. 2018 Nov;14(48):e1803465. doi: 10.1002/smll.201803465. Epub 2018 Oct 16.
2
Wafer-scale transferred multilayer MoS for high performance field effect transistors.晶圆级转移多层 MoS 用于高性能场效应晶体管。
Nanotechnology. 2019 Apr 26;30(17):174002. doi: 10.1088/1361-6528/aafe24. Epub 2019 Jan 14.
3
End-Bonded Metal Contacts on WSe Field-Effect Transistors.WSe场效应晶体管上的端接金属触点。
ACS Nano. 2019 Jul 23;13(7):8146-8154. doi: 10.1021/acsnano.9b03250. Epub 2019 Jun 19.
4
Integrated Logic Circuits Based on Wafer-Scale 2D-MoS FETs Using Buried-Gate Structures.基于使用埋栅结构的晶圆级二维钼酸铁场效应晶体管的集成逻辑电路。
Nanomaterials (Basel). 2023 Oct 30;13(21):2870. doi: 10.3390/nano13212870.
5
A comparative study on top-gated and bottom-gated multilayer MoS transistors with gate stacked dielectric of AlO/HfO.具有AlO/HfO栅堆叠电介质的顶栅和底栅多层MoS晶体管的比较研究。
Nanotechnology. 2018 Jun 15;29(24):245201. doi: 10.1088/1361-6528/aab9cb. Epub 2018 Mar 27.
6
Benchmarking monolayer MoS and WS field-effect transistors.基准测试单层MoS和WS场效应晶体管。
Nat Commun. 2021 Jan 29;12(1):693. doi: 10.1038/s41467-020-20732-w.
7
Improvement of the Bias Stress Stability in 2D MoS and WS Transistors with a TiO Interfacial Layer.通过TiO界面层改善二维MoS和WS晶体管的偏置应力稳定性。
Nanomaterials (Basel). 2019 Aug 12;9(8):1155. doi: 10.3390/nano9081155.
8
Damage-free mica/MoS interface for high-performance multilayer MoS field-effect transistors.用于高性能多层MoS场效应晶体管的无损伤云母/MoS界面
Nanotechnology. 2019 Aug 23;30(34):345204. doi: 10.1088/1361-6528/ab1ff3. Epub 2019 May 8.
9
Realizing an Omega-Shaped Gate MoS Field-Effect Transistor Based on a SiO/MoS Core-Shell Heterostructure.基于SiO/MoS核壳异质结构实现Ω形栅极MoS场效应晶体管
ACS Appl Mater Interfaces. 2020 Mar 25;12(12):14308-14314. doi: 10.1021/acsami.9b21727. Epub 2020 Mar 11.
10
Zero-Bias Power-Detector Circuits based on MoS Field-Effect Transistors on Wafer-Scale Flexible Substrates.基于晶圆级柔性衬底上的金属氧化物半导体场效应晶体管的零偏置功率探测器电路。
Adv Mater. 2022 Dec;34(48):e2108469. doi: 10.1002/adma.202108469. Epub 2022 Feb 17.

引用本文的文献

1
Two-Dimensional Materials, the Ultimate Solution for Future Electronics and Very-Large-Scale Integrated Circuits.二维材料,未来电子学和超大规模集成电路的终极解决方案。
Nanomicro Lett. 2025 May 13;17(1):255. doi: 10.1007/s40820-025-01769-2.
2
Next-Generation Image Sensors Based on Low-Dimensional Semiconductor Materials.基于低维半导体材料的下一代图像传感器
Adv Mater. 2025 Jul;37(26):e2501123. doi: 10.1002/adma.202501123. Epub 2025 Apr 16.
3
Development of Self-Aligned Top-Gate Transistor Arrays on Wafer-Scale Two-Dimensional Semiconductor.
晶圆级二维半导体上自对准顶栅晶体管阵列的开发。
Adv Sci (Weinh). 2025 Apr;12(15):e2415250. doi: 10.1002/advs.202415250. Epub 2025 Feb 20.
4
High performance Si-MoS heterogeneous embedded DRAM.高性能硅-钼异质嵌入式动态随机存取存储器
Nat Commun. 2024 Nov 12;15(1):9782. doi: 10.1038/s41467-024-54218-w.
5
LAB-to-FAB Transition of 2D FETs: Available Strategies and Future Trends.二维场效应晶体管从实验室到实际应用的转变:可用策略与未来趋势。
Nanomaterials (Basel). 2024 Jul 23;14(15):1237. doi: 10.3390/nano14151237.
6
Biomimetic wafer-scale alignment of tellurium nanowires for high-mobility flexible and stretchable electronics.用于高迁移率柔性及可拉伸电子器件的碲纳米线仿生晶圆级对准
Sci Adv. 2024 Apr 5;10(14):eadm9322. doi: 10.1126/sciadv.adm9322.
7
Organic Electrochemical Transistors for Biomarker Detections.用于生物标志物检测的有机电化学晶体管。
Adv Sci (Weinh). 2024 Jul;11(27):e2305347. doi: 10.1002/advs.202305347. Epub 2024 Jan 23.
8
Integrated Logic Circuits Based on Wafer-Scale 2D-MoS FETs Using Buried-Gate Structures.基于使用埋栅结构的晶圆级二维钼酸铁场效应晶体管的集成逻辑电路。
Nanomaterials (Basel). 2023 Oct 30;13(21):2870. doi: 10.3390/nano13212870.
9
Strategies for Controlled Growth of Transition Metal Dichalcogenides by Chemical Vapor Deposition for Integrated Electronics.用于集成电子学的化学气相沉积法控制过渡金属二硫属化物生长的策略
ACS Mater Au. 2022 Jul 8;2(6):665-685. doi: 10.1021/acsmaterialsau.2c00029. eCollection 2022 Nov 9.
10
Emerging MoS Wafer-Scale Technique for Integrated Circuits.用于集成电路的新兴金属氧化物半导体晶圆级技术。
Nanomicro Lett. 2023 Jan 18;15(1):38. doi: 10.1007/s40820-022-01010-4.