• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

通过插入La₂O₃钝化层改善高k/Ge MIS结构的界面特性

Improvements on the Interfacial Properties of High-k/Ge MIS Structures by Inserting a La₂O₃ Passivation Layer.

作者信息

Zhao Lu, Liu Hongxia, Wang Xing, Wang Yongte, Wang Shulong

机构信息

Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China.

出版信息

Materials (Basel). 2018 Nov 20;11(11):2333. doi: 10.3390/ma11112333.

DOI:10.3390/ma11112333
PMID:30463395
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC6266057/
Abstract

In this paper, the impact of La₂O₃ passivation layers on the interfacial properties of Ge-based metal-insulator-semiconductor (MIS) structures was investigated. It was proven that the formation of a thermodynamically stable LaGeO component by incorporating a La₂O₃ interlayer could effectively suppress desorption of the interfacial layer from GeO₂ to volatile GeO. The suppression of GeO desorption contributed to the decrease in oxide trapped charges and interfacial traps in the bulk of the gate insulator, or the nearby interfacial regions in the Al₂O₃/La₂O₃/Ge structure. Consequently, the hysteretic behavior of the dual-swept capacitance-voltage (-) curves and the frequency dispersion of multi-frequency - curves were remarkably weakened. Besides, more than one order of magnitude decrease in the gate leakage current density, and higher insulator breakdown electric field were obtained after inserting a La₂O₃ passivation layer.

摘要

本文研究了La₂O₃钝化层对锗基金属-绝缘体-半导体(MIS)结构界面特性的影响。结果表明,通过引入La₂O₃中间层形成热力学稳定的LaGeO组分,可以有效抑制界面层从GeO₂解吸为挥发性的GeO。GeO解吸的抑制有助于减少栅极绝缘体主体或Al₂O₃/La₂O₃/Ge结构中附近界面区域的氧化物陷阱电荷和界面陷阱。因此,双扫描电容-电压(-)曲线的滞后行为和多频-曲线的频率色散显著减弱。此外,插入La₂O₃钝化层后,栅极漏电流密度降低了一个多数量级以上,并且绝缘体击穿电场更高。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/d0cbcafba210/materials-11-02333-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/7e8ce4653128/materials-11-02333-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/b98230979255/materials-11-02333-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/95866f85a4f2/materials-11-02333-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/d9345f5a21d2/materials-11-02333-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/d0cbcafba210/materials-11-02333-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/7e8ce4653128/materials-11-02333-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/b98230979255/materials-11-02333-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/95866f85a4f2/materials-11-02333-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/d9345f5a21d2/materials-11-02333-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/6234/6266057/d0cbcafba210/materials-11-02333-g005.jpg

相似文献

1
Improvements on the Interfacial Properties of High-k/Ge MIS Structures by Inserting a La₂O₃ Passivation Layer.通过插入La₂O₃钝化层改善高k/Ge MIS结构的界面特性
Materials (Basel). 2018 Nov 20;11(11):2333. doi: 10.3390/ma11112333.
2
Electrical Properties and Interfacial Issues of HfO/Ge MIS Capacitors Characterized by the Thickness of LaO Interlayer.以LaO中间层厚度为特征的HfO/Ge MIS电容器的电学性质及界面问题
Nanomaterials (Basel). 2019 May 4;9(5):697. doi: 10.3390/nano9050697.
3
Suppression of GeO interfacial layer and enhancement of the electrical performance of the high- gate stack by the atomic-layer-deposited AlN buffer layer on Ge metal-oxide-semiconductor devices.通过在锗金属氧化物半导体器件上原子层沉积的氮化铝缓冲层抑制GeO界面层并提高高栅堆叠的电学性能。
RSC Adv. 2019 Jan 2;9(2):592-598. doi: 10.1039/c8ra07652a.
4
Influence of Ultra-Thin Ge₃N₄ Passivation Layer on Structural, Interfacial, and Electrical Properties of HfO₂/Ge Metal-Oxide-Semiconductor Devices.超薄Ge₃N₄钝化层对HfO₂/Ge金属氧化物半导体器件的结构、界面和电学性能的影响。
J Nanosci Nanotechnol. 2020 Feb 1;20(2):1039-1045. doi: 10.1166/jnn.2020.16934.
5
Modulating the interface quality and electrical properties of HfTiO/InGaAs gate stack by atomic-layer-deposition-derived Al₂O₃ passivation layer.通过原子层沉积法制备的Al₂O₃钝化层调节HfTiO/InGaAs栅堆叠的界面质量和电学性能。
ACS Appl Mater Interfaces. 2014 Dec 24;6(24):22013-25. doi: 10.1021/am506351u. Epub 2014 Dec 15.
6
Selective Passivation of GeO2/Ge Interface Defects in Atomic Layer Deposited High-k MOS Structures.原子层沉积高k金属氧化物半导体结构中GeO2/Ge界面缺陷的选择性钝化
ACS Appl Mater Interfaces. 2015 Sep 23;7(37):20499-506. doi: 10.1021/acsami.5b06087. Epub 2015 Sep 9.
7
Interface chemistry and leakage current mechanism of HfGdON/Ge gate stack modulated by ALD-driven interlayer.由ALD驱动的中间层调制的HfGdON/Ge栅极堆叠的界面化学与漏电流机制
RSC Adv. 2019 Oct 21;9(58):33800-33805. doi: 10.1039/c9ra07369h. eCollection 2019 Oct 18.
8
Interfacial, Electrical, and Band Alignment Characteristics of HfO/Ge Stacks with In Situ-Formed SiO Interlayer by Plasma-Enhanced Atomic Layer Deposition.通过等离子体增强原子层沉积原位形成SiO中间层的HfO/Ge叠层的界面、电学和能带对准特性
Nanoscale Res Lett. 2017 Dec;12(1):370. doi: 10.1186/s11671-017-2083-z. Epub 2017 May 25.
9
Interface Chemistry and Dielectric Optimization of TMA-Passivated high-/Ge Gate Stacks by ALD-Driven Laminated Interlayers.通过ALD驱动的层压中间层对TMA钝化的高/Ge栅极堆叠进行界面化学和介电优化
ACS Appl Mater Interfaces. 2020 Jun 3;12(22):25390-25399. doi: 10.1021/acsami.0c02963. Epub 2020 May 20.
10
Electrical characteristics of Ge-based metal-insulator-semiconductor devices with Ge3N4 dielectrics formed by plasma nitridation.通过等离子体氮化形成的具有Ge3N4电介质的锗基金属-绝缘体-半导体器件的电学特性。
J Nanosci Nanotechnol. 2011 Apr;11(4):2856-60. doi: 10.1166/jnn.2011.3900.

引用本文的文献

1
Electrical Properties and Interfacial Issues of HfO/Ge MIS Capacitors Characterized by the Thickness of LaO Interlayer.以LaO中间层厚度为特征的HfO/Ge MIS电容器的电学性质及界面问题
Nanomaterials (Basel). 2019 May 4;9(5):697. doi: 10.3390/nano9050697.

本文引用的文献

1
Alternative dielectrics to silicon dioxide for memory and logic devices.用于存储器和逻辑器件的二氧化硅替代电介质。
Nature. 2000 Aug 31;406(6799):1032-8. doi: 10.1038/35023243.