• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

CMOS 脑芯片接口中的噪声功率最小化

Noise Power Minimization in CMOS Brain-Chip Interfaces.

作者信息

Stevenazzi Lorenzo, Baschirotto Andrea, Zanotto Giorgio, Vallicelli Elia Arturo, De Matteis Marcello

机构信息

Department of Physics, University of Milano-Bicocca, Piazza della Scienza 3, 20126 Milano, Italy.

Section of Milano Bicocca, National Institute of Nuclear Physics, Piazza della Scienza 3, 20126 Milano, Italy.

出版信息

Bioengineering (Basel). 2022 Jan 18;9(2):42. doi: 10.3390/bioengineering9020042.

DOI:10.3390/bioengineering9020042
PMID:35200396
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC8869152/
Abstract

This paper presents specific noise minimization strategies to be adopted in silicon-cell interfaces. For this objective, a complete and general model for the analog processing of the signal coming from cell-silicon junctions is presented. This model will then be described at the level of the single stages and of the fundamental parameters that characterize them (bandwidth, gain and noise). Thanks to a few design equations, it will therefore be possible to simulate the behavior of a time-division multiplexed acquisition channel, including the most relevant parameters for signal processing, such as amplification (or power of the analog signal) and noise. This model has the undoubted advantage of being particularly simple to simulate and implement, while maintaining high accuracy in estimating the signal quality (i.e., the signal-to-noise ratio, SNR). Thanks to the simulation results of the model, it will be possible to set an optimal operating point for the front-end to minimize the artifacts introduced by the time-division multiplexing (TDM) scheme and to maximize the SNR at the a-to-d converter input. The proposed results provide an SNR of 12 dB at 10 µV of noise power and 50 µV of signal power (both evaluated at input of the analog front-end, AFE). This is particularly relevant for cell-silicon junctions because it demonstrates that it is possible to detect weak extracellular events (of the order of few µV) without necessarily increasing the total amplification of the front-end (and, therefore, as a first approximation, the dissipated electrical power), while adopting a specific gain distribution through the acquisition chain.

摘要

本文介绍了在硅电池接口中采用的特定噪声最小化策略。为此,提出了一个用于对来自电池 - 硅结的信号进行模拟处理的完整通用模型。然后将在单级以及表征它们的基本参数(带宽、增益和噪声)层面描述该模型。借助一些设计方程,因此可以模拟时分复用采集通道的行为,包括信号处理的最相关参数,如放大(或模拟信号的功率)和噪声。该模型具有无疑的优势,即特别易于模拟和实现,同时在估计信号质量(即信噪比,SNR)方面保持高精度。借助该模型的模拟结果,将有可能为前端设置一个最佳工作点,以最小化时分复用(TDM)方案引入的伪像,并在模数转换器输入处最大化SNR。所提出的结果在噪声功率为10 µV和信号功率为50 µV(均在模拟前端,AFE的输入处评估)时提供了12 dB的SNR。这对于电池 - 硅结尤为重要,因为它表明在采用通过采集链的特定增益分布时,无需必然增加前端的总放大倍数(因此,作为一阶近似,即耗散的电功率)就有可能检测到微弱的细胞外事件(几µV量级)。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/338702f11572/bioengineering-09-00042-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/249e2ee2b1fe/bioengineering-09-00042-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/30f676060154/bioengineering-09-00042-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/0a20f7ac0f4a/bioengineering-09-00042-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/cf9ebe3a2247/bioengineering-09-00042-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/37a52d9a68df/bioengineering-09-00042-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/e3e5c2c1172b/bioengineering-09-00042-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/bf1e4a495c19/bioengineering-09-00042-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/98df59b6fbcf/bioengineering-09-00042-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/f78e838be7d9/bioengineering-09-00042-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/338702f11572/bioengineering-09-00042-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/249e2ee2b1fe/bioengineering-09-00042-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/30f676060154/bioengineering-09-00042-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/0a20f7ac0f4a/bioengineering-09-00042-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/cf9ebe3a2247/bioengineering-09-00042-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/37a52d9a68df/bioengineering-09-00042-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/e3e5c2c1172b/bioengineering-09-00042-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/bf1e4a495c19/bioengineering-09-00042-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/98df59b6fbcf/bioengineering-09-00042-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/f78e838be7d9/bioengineering-09-00042-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/969a/8869152/338702f11572/bioengineering-09-00042-g010.jpg

相似文献

1
Noise Power Minimization in CMOS Brain-Chip Interfaces.CMOS 脑芯片接口中的噪声功率最小化
Bioengineering (Basel). 2022 Jan 18;9(2):42. doi: 10.3390/bioengineering9020042.
2
A Low-Power Current-Reuse Analog Front-End for High-Density Neural Recording Implants.用于高密度神经记录植入物的低功耗电流复用模拟前端。
IEEE Trans Biomed Circuits Syst. 2018 Apr;12(2):271-280. doi: 10.1109/TBCAS.2018.2805278.
3
The design of CMOS general-purpose analog front-end circuit with tunable gain and bandwidth for biopotential signal recording systems.用于生物电位信号记录系统的具有可调增益和带宽的CMOS通用模拟前端电路设计。
Annu Int Conf IEEE Eng Med Biol Soc. 2011;2011:4784-7. doi: 10.1109/IEMBS.2011.6091185.
4
A 16-Channel CMOS Chopper-Stabilized Analog Front-End ECoG Acquisition Circuit for a Closed-Loop Epileptic Seizure Control System.一种用于闭环癫痫发作控制系统的 16 通道 CMOS 斩波稳定模拟前端 ECoG 采集电路。
IEEE Trans Biomed Circuits Syst. 2018 Jun;12(3):543-553. doi: 10.1109/TBCAS.2018.2808415.
5
A Super-Sensitivity Photoacoustic Receiver System-on-Chip Based on Coherent Detection and Tracking.基于相干检测和跟踪的超敏光声接收系统芯片
IEEE Trans Biomed Circuits Syst. 2021 Jun;15(3):454-463. doi: 10.1109/TBCAS.2021.3091627. Epub 2021 Aug 12.
6
A 340 nW/Channel 110 dB PSRR Neural Recording Analog Front-End Using Replica-Biasing LNA, Level-Shifter Assisted PGA, and Averaged LFP Servo Loop in 65 nm CMOS.一款采用复制偏置低噪声放大器、电平转换器辅助的可编程增益放大器以及平均局部场电位伺服环路的340 nW/通道、电源抑制比为110 dB的神经记录模拟前端,采用65纳米互补金属氧化物半导体工艺。
IEEE Trans Biomed Circuits Syst. 2020 Aug;14(4):811-824. doi: 10.1109/TBCAS.2020.2995566. Epub 2020 May 18.
7
A High Noise Immunity, 28 × 16-Channel Finger Touch Sensing IC Using OFDM and Frequency Translation Technique.一种采用 OFDM 和频率变换技术的高噪声免疫力、28×16 通道手指触摸感应 IC。
Sensors (Basel). 2018 May 21;18(5):1652. doi: 10.3390/s18051652.
8
14.85 µW Analog Front-End for Photoplethysmography Acquisition with 142-dBΩ Gain and 64.2-pA Noise.用于光电容积脉搏波采集的 14.85µW 模拟前端,增益为 142dBΩ,噪声为 64.2pA。
Sensors (Basel). 2019 Jan 26;19(3):512. doi: 10.3390/s19030512.
9
Design and Simulation of a Low Power 384-channel Actively Multiplexed Neural Interface.低功耗384通道有源复用神经接口的设计与仿真
IEEE Biomed Circuits Syst Conf. 2022 Oct;2022:477-481. doi: 10.1109/biocas54905.2022.9948553. Epub 2022 Nov 16.
10
A low power, low noise Programmable Analog Front End (PAFE) for biopotential measurements.一款用于生物电位测量的低功耗、低噪声可编程模拟前端(PAFE)。
Annu Int Conf IEEE Eng Med Biol Soc. 2017 Jul;2017:3844-3847. doi: 10.1109/EMBC.2017.8037695.

本文引用的文献

1
Recording Strategies for High Channel Count, Densely Spaced Microelectrode Arrays.高通道数、密集间隔微电极阵列的记录策略
Front Neurosci. 2021 Jul 13;15:681085. doi: 10.3389/fnins.2021.681085. eCollection 2021.
2
Acquisition of Neural Action Potentials Using Rapid Multiplexing Directly at the Electrodes.直接在电极处使用快速多路复用技术采集神经动作电位。
Micromachines (Basel). 2018 Sep 20;9(10):477. doi: 10.3390/mi9100477.
3
Recent Progress on Microelectrodes in Neural Interfaces.神经接口中微电极的最新进展
Materials (Basel). 2018 Oct 16;11(10):1995. doi: 10.3390/ma11101995.
4
A very large-scale microelectrode array for cellular-resolution electrophysiology.用于细胞分辨率电生理学的超大规模微电极阵列。
Nat Commun. 2017 Nov 27;8(1):1802. doi: 10.1038/s41467-017-02009-x.
5
Implantable neurotechnologies: a review of integrated circuit neural amplifiers.可植入神经技术:集成电路神经放大器综述
Med Biol Eng Comput. 2016 Jan;54(1):45-62. doi: 10.1007/s11517-015-1431-3. Epub 2016 Jan 22.
6
Revealing neuronal function through microelectrode array recordings.通过微电极阵列记录揭示神经元功能。
Front Neurosci. 2015 Jan 6;8:423. doi: 10.3389/fnins.2014.00423. eCollection 2014.
7
The 128-channel fully differential digital integrated neural recording and stimulation interface.128 通道全差分数字集成神经记录和刺激接口。
IEEE Trans Biomed Circuits Syst. 2010 Jun;4(3):149-61. doi: 10.1109/TBCAS.2010.2041350.
8
An energy-efficient micropower neural recording amplifier.一种节能型微功耗神经记录放大器。
IEEE Trans Biomed Circuits Syst. 2007 Jun;1(2):136-47. doi: 10.1109/TBCAS.2007.907868.
9
A sub-microwatt low-noise amplifier for neural recording.一种用于神经记录的亚微瓦低噪声放大器。
Annu Int Conf IEEE Eng Med Biol Soc. 2007;2007:3930-3. doi: 10.1109/IEMBS.2007.4353193.
10
Evaluation of spike-detection algorithms for a brain-machine interface application.用于脑机接口应用的尖峰检测算法评估。
IEEE Trans Biomed Eng. 2004 Jun;51(6):905-11. doi: 10.1109/TBME.2004.826683.