• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

普尔-弗伦克尔(PF)-金属氧化物半导体场效应晶体管:一种关于金属氧化物半导体场效应晶体管极限尺寸的提议。

Poole-Frenkel (PF)-MOS: A Proposal for the Ultimate Scale of an MOS Transistor.

作者信息

Wong Hei, Kakushima Kuniyuki

机构信息

Department of Electrical Engineering, City University of Hong Kong, Hong Kong, China.

Frontier Research Center, Tokyo Institute of Technology, Yokohama 226-8502, Japan.

出版信息

Nanomaterials (Basel). 2023 Jan 19;13(3):411. doi: 10.3390/nano13030411.

DOI:10.3390/nano13030411
PMID:36770374
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC9921833/
Abstract

This work reports, for the first time, the phenomenon of lateral Poole-Frenkel current conduction along the dielectric/Si interface of a silicon nanowire metal-oxide semiconductor (MOS) transistor. This discovery has a great impact on the study of device characteristic modeling and device reliability, leading to a new kind of electronic device with a distinct operation mechanism for replacing the existing MOS transistor structure. By measuring the current-voltage characteristics of silicon nanowire MOS transistors with different nanowire widths and at elevated temperatures up to 450 K, we found that the current level in the conventional ohmic region of MOS transistors, especially for the transistors with a nanowire width of 10 nm, was significantly enhanced and the characteristics are no longer linear or in an ohmic relationship. The enhancement strongly depended on the applied drain voltage and strictly followed the Poole-Frenkel emission characteristics. Based on this discovery, we proposed a new type of MOS device: a Poole-Frenkel emission MOS transistor, or PF-MOS. The PF-MOS uses the high defect state Si/dielectric interface layer as the conduction channel and is expected to possess several unique features that have never been reported. PF-MOS could be considered as the ultimate MOS structure from a technological point of view. In particular, it eliminates the requirement of a subnanometer gate dielectric equivalent oxide thickness (EOT) and eradicates the server mobility degradation issue in the sub-decananometer nanowires.

摘要

这项工作首次报道了沿硅纳米线金属氧化物半导体(MOS)晶体管的电介质/硅界面横向的普尔-弗伦克尔电流传导现象。这一发现对器件特性建模和器件可靠性研究产生了重大影响,催生了一种具有独特工作机制的新型电子器件,有望取代现有的MOS晶体管结构。通过测量不同纳米线宽度且温度高达450K的硅纳米线MOS晶体管的电流-电压特性,我们发现MOS晶体管传统欧姆区域内的电流水平,特别是对于纳米线宽度为10nm的晶体管,显著增强,且特性不再呈线性或欧姆关系。这种增强强烈依赖于所施加的漏极电压,并严格遵循普尔-弗伦克尔发射特性。基于这一发现,我们提出了一种新型MOS器件:普尔-弗伦克尔发射MOS晶体管,即PF-MOS。PF-MOS将高缺陷态的硅/电介质界面层用作传导通道,预计具有一些从未报道过的独特特性。从技术角度来看,PF-MOS可被视为终极MOS结构。特别是,它消除了对亚纳米级栅极电介质等效氧化层厚度(EOT)的要求,并解决了亚十纳米级纳米线中严重的迁移率退化问题。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/13a5bddab1dd/nanomaterials-13-00411-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/06eced25b9cf/nanomaterials-13-00411-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/5044f41c4ce0/nanomaterials-13-00411-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/5178974946df/nanomaterials-13-00411-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/3440697d4eca/nanomaterials-13-00411-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/13a5bddab1dd/nanomaterials-13-00411-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/06eced25b9cf/nanomaterials-13-00411-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/5044f41c4ce0/nanomaterials-13-00411-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/5178974946df/nanomaterials-13-00411-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/3440697d4eca/nanomaterials-13-00411-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/b1b7/9921833/13a5bddab1dd/nanomaterials-13-00411-g006.jpg

相似文献

1
Poole-Frenkel (PF)-MOS: A Proposal for the Ultimate Scale of an MOS Transistor.普尔-弗伦克尔(PF)-金属氧化物半导体场效应晶体管:一种关于金属氧化物半导体场效应晶体管极限尺寸的提议。
Nanomaterials (Basel). 2023 Jan 19;13(3):411. doi: 10.3390/nano13030411.
2
Remarkable Reduction in I with an Explicit Investigation of the Leakage Conduction Mechanisms in a Dual Surface-Modified AlO/SiO Stack Layer AlGaN/GaN MOS-HEMT.通过对双表面改性AlO/SiO叠层AlGaN/GaN MOS-HEMT中泄漏传导机制的明确研究,实现了I的显著降低。
Materials (Basel). 2022 Dec 19;15(24):9067. doi: 10.3390/ma15249067.
3
The interfaces of lanthanum oxide-based subnanometer EOT gate dielectrics.基于氧化镧的亚纳米 EOT 栅介质的界面。
Nanoscale Res Lett. 2014 Sep 5;9(1):472. doi: 10.1186/1556-276X-9-472. eCollection 2014.
4
Diode-Like Current Leakage and Ferroelectric Switching in Silicon SIS Structures with Hafnia-Alumina Nanolaminates.具有氧化铪-氧化铝纳米层的硅SIS结构中的类二极管电流泄漏和铁电开关
Nanomaterials (Basel). 2021 Jan 22;11(2):291. doi: 10.3390/nano11020291.
5
Channel Length-Dependent Operation of Ambipolar Schottky-Barrier Transistors on a Single Si Nanowire.单根硅纳米线上双极肖特基势垒晶体管的沟道长度依赖性操作
ACS Appl Mater Interfaces. 2020 Sep 30;12(39):43927-43932. doi: 10.1021/acsami.0c12595. Epub 2020 Sep 16.
6
Effects of La Incorporation in Hf Based Dielectric on Leakage Conduction and Carrier Scattering Mechanisms.镧掺入铪基电介质对漏电流传导和载流子散射机制的影响。
J Nanosci Nanotechnol. 2015 Oct;15(10):7590-2. doi: 10.1166/jnn.2015.11165.
7
Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor.垂直 Ge/Si 核壳纳米线结less 晶体管。
Nano Lett. 2016 Jan 13;16(1):420-6. doi: 10.1021/acs.nanolett.5b04038. Epub 2015 Dec 21.
8
Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around.具有纳米级全方位栅极的垂直硅纳米线场效应晶体管
Nanoscale Res Lett. 2016 Dec;11(1):210. doi: 10.1186/s11671-016-1396-7. Epub 2016 Apr 19.
9
Impact of III-Nitride/Si Interface Preconditioning on Breakdown Voltage in GaN-on-Silicon HEMT.III族氮化物/硅界面预处理对硅基氮化镓高电子迁移率晶体管击穿电压的影响
Micromachines (Basel). 2021 Oct 21;12(11):1284. doi: 10.3390/mi12111284.
10
Study of the tunnelling initiated leakage current through the carbon nanotube embedded gate oxide in metal oxide semiconductor structures.金属氧化物半导体结构中通过嵌入栅极氧化物的碳纳米管引发的隧穿泄漏电流的研究。
Nanotechnology. 2008 Jun 25;19(25):255401. doi: 10.1088/0957-4484/19/25/255401. Epub 2008 May 14.

引用本文的文献

1
Contacts at the Nanoscale and for Nanomaterials.纳米尺度的接触与纳米材料
Nanomaterials (Basel). 2024 Feb 19;14(4):386. doi: 10.3390/nano14040386.

本文引用的文献

1
Abridging CMOS Technology.缩减互补金属氧化物半导体技术。
Nanomaterials (Basel). 2022 Nov 29;12(23):4245. doi: 10.3390/nano12234245.
2
On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node.关于垂直堆叠的全环绕纳米片和纳米线晶体管缩小至5纳米技术节点以下。
Nanomaterials (Basel). 2022 May 19;12(10):1739. doi: 10.3390/nano12101739.
3
Characteristic Variabilities of Subnanometer EOT LaO Gate Dielectric Film of Nano CMOS Devices.纳米CMOS器件亚纳米等效氧化层厚度镧系氧化物栅极介质膜的特性变化
Nanomaterials (Basel). 2021 Aug 20;11(8):2118. doi: 10.3390/nano11082118.