• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

基于面内NbSe/MoSe/NbSe异质结的亚9纳米高性能低功耗晶体管。

Sub-9 nm high-performance and low-power transistors based on an in-plane NbSe/MoSe/NbSe heterojunction.

作者信息

Cao Zeng-Lin, Guo Xiao-Hui, Yao Kai-Lun, Zhu Lin

机构信息

School of Physics and Wuhan National High Magnetic Field Center, Huazhong University of Science and Technology, Wuhan 430074, People's Republic of China.

出版信息

Nanoscale. 2023 Nov 2;15(42):17029-17035. doi: 10.1039/d3nr04514e.

DOI:10.1039/d3nr04514e
PMID:37846516
Abstract

Due to the ability to reduce the gate length of field-effect transistors (FETs) down to sub-10 nm without obviously affecting the performance of the device, the utilization of two-dimensional (2D) semiconductor materials as channel materials for FETs is of great interest. However, in-plane 2D/2D heterojunction FETs have received less attention in previous studies than vertical van der Waals heterojunction devices. Based on the above reasons, this study has investigated the transport properties of an in-plane NbSe/MoSe/NbSe heterojunction FET with different gate lengths by using quantum transport simulation. The results reveal that a gate length of sub-9 nm gives the device a low subthreshold swing down to 62 mV dec and a high on-state current up to 1040 μA μm. Most importantly, the on-state current, delay time, and power dissipation of the FET with the optimized channel length can nearly meet or even exceed the high-performance and low-power requirements of the International Technology Roadmap for Semiconductors. The findings for this FET can provide the design and development guidance for other in-plane heterojunction electrical devices in the post-Moore era.

摘要

由于能够将场效应晶体管(FET)的栅极长度减小至10纳米以下而不明显影响器件性能,利用二维(2D)半导体材料作为FET的沟道材料备受关注。然而,与垂直范德华异质结器件相比,面内2D/2D异质结FET在以往研究中受到的关注较少。基于上述原因,本研究通过量子输运模拟研究了不同栅极长度的面内NbSe/MoSe/NbSe异质结FET的输运特性。结果表明,9纳米以下的栅极长度使器件具有低至62 mV/dec的亚阈值摆幅和高达1040 μA/μm的高导通电流。最重要的是,具有优化沟道长度的FET的导通电流、延迟时间和功耗几乎可以满足甚至超过国际半导体技术路线图的高性能和低功耗要求。该FET的研究结果可为后摩尔时代的其他面内异质结电子器件的设计和开发提供指导。

相似文献

1
Sub-9 nm high-performance and low-power transistors based on an in-plane NbSe/MoSe/NbSe heterojunction.基于面内NbSe/MoSe/NbSe异质结的亚9纳米高性能低功耗晶体管。
Nanoscale. 2023 Nov 2;15(42):17029-17035. doi: 10.1039/d3nr04514e.
2
The device performance limit of in-plane monolayer VTe/WTe heterojunction-based field-effect transistors.基于面内单层VTe/WTe异质结的场效应晶体管的器件性能极限
Nanoscale. 2023 Dec 14;15(48):19726-19734. doi: 10.1039/d3nr03974a.
3
Sub-5 nm Monolayer Arsenene and Antimonene Transistors.亚 5 纳米单层砷烯和锑烯晶体管。
ACS Appl Mater Interfaces. 2018 Jul 5;10(26):22363-22371. doi: 10.1021/acsami.8b03840. Epub 2018 Jun 19.
4
Tellurium Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications.用于5纳米以下应用的碲纳米线全环绕金属氧化物半导体场效应晶体管
ACS Appl Mater Interfaces. 2021 Jan 20;13(2):3387-3396. doi: 10.1021/acsami.0c18767. Epub 2021 Jan 6.
5
Low-Power Transistors with Ideal p-type Ohmic Contacts Based on VS/WSe van der Waals Heterostructures.基于VS/WSe范德华异质结构的具有理想p型欧姆接触的低功耗晶体管。
ACS Appl Mater Interfaces. 2024 Apr 17;16(15):19158-19166. doi: 10.1021/acsami.4c00640. Epub 2024 Apr 4.
6
Sub-5 nm Ultrathin InO Transistors for High-Performance and Low-Power Electronic Applications.用于高性能和低功耗电子应用的亚5纳米超薄氧化铟晶体管。
ACS Appl Mater Interfaces. 2024 May 8;16(18):23536-23543. doi: 10.1021/acsami.4c01353. Epub 2024 Apr 27.
7
Steep-slope vertical-transport transistors built from sub-5 nm Thin van der Waals heterostructures.由亚5纳米超薄范德华异质结构构建的陡坡垂直传输晶体管。
Nat Commun. 2024 Feb 7;15(1):1138. doi: 10.1038/s41467-024-45482-x.
8
Performance Limit of Monolayer WSe Transistors; Significantly Outperform Their MoS Counterpart.单层WSe晶体管的性能极限;显著优于其MoS同类产品。
ACS Appl Mater Interfaces. 2020 May 6;12(18):20633-20644. doi: 10.1021/acsami.0c01750. Epub 2020 Apr 21.
9
Vertically stacked SnSe homojunctions and negative capacitance for fast low-power tunneling transistors.用于快速低功耗隧穿晶体管的垂直堆叠SnSe同质结和负电容
RSC Adv. 2020 Jun 2;10(35):20801-20808. doi: 10.1039/d0ra03279d. eCollection 2020 May 27.
10
Subthermionic field-effect transistors with sub-5 nm gate lengths based on van der Waals ferroelectric heterostructures.基于范德华铁电异质结构的栅长小于5纳米的亚热电子场效应晶体管。
Sci Bull (Beijing). 2020 Sep 15;65(17):1444-1450. doi: 10.1016/j.scib.2020.04.019. Epub 2020 Apr 13.