• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

Using coherent pulse width and edge modulations in artificial neural systems.

作者信息

Reyneri L M, Chiaberge M, Del Corso D

机构信息

Dipartimento di Elettronica, Politecnico di Torino, Italy.

出版信息

Int J Neural Syst. 1993 Dec;4(4):407-18. doi: 10.1142/s012906579300033x.

DOI:10.1142/s012906579300033x
PMID:8049802
Abstract

This paper describes an existing silicon implementation of an artificial neural system based on coherent pulse width and edge modulation techniques. A chip set with different neural functions has been conceived, manufactured and tested. Neural circuits have been optimized for lowest computation energy and highest reconfigurability. The main device is a 32 x 32 synaptic array consuming 10 mW of power at 140 MCPS. Synapsis size is about 7.200 microns 2 using a standard 1.5 microns CMOS technology. The problem of interfacing robotic sensors and actuators is addressed: voltage, current and resistance-based sensors are considered for the measurement of physical quantities such as temperature, pressure, strain, etc. Low resolution imaging sensors for robotic vision are also considered.

摘要

相似文献

1
Using coherent pulse width and edge modulations in artificial neural systems.
Int J Neural Syst. 1993 Dec;4(4):407-18. doi: 10.1142/s012906579300033x.
2
Pulse stream VLSI circuits and systems: the EPSILON neural network chipset.
Int J Neural Syst. 1993 Dec;4(4):395-405. doi: 10.1142/s0129065793000328.
3
A Low-Power Spiking Neural Network Chip Based on a Compact LIF Neuron and Binary Exponential Charge Injector Synapse Circuits.基于紧凑型 LIF 神经元和二进制指数电荷注入突触电路的低功耗尖峰神经网络芯片。
Sensors (Basel). 2021 Jun 29;21(13):4462. doi: 10.3390/s21134462.
4
Kakadu--a low power analogue neural network classifier.
Int J Neural Syst. 1993 Dec;4(4):381-94. doi: 10.1142/s0129065793000316.
5
A hardware efficient cascadable chip set for ANN's with on-chip backpropagation.一种用于具有片上反向传播的人工神经网络的硬件高效可级联芯片组。
Int J Neural Syst. 1993 Dec;4(4):351-8. doi: 10.1142/s0129065793000298.
6
Implementation of a pulse coupled neural network in FPGA.在现场可编程门阵列中实现脉冲耦合神经网络。
Int J Neural Syst. 2000 Jun;10(3):171-7. doi: 10.1142/S0129065700000156.
7
Proposal for an All-Spin Artificial Neural Network: Emulating Neural and Synaptic Functionalities Through Domain Wall Motion in Ferromagnets.全自旋人工神经网络的提案:通过铁磁体中的畴壁运动来模拟神经和突触功能。
IEEE Trans Biomed Circuits Syst. 2016 Dec;10(6):1152-1160. doi: 10.1109/TBCAS.2016.2525823. Epub 2016 May 18.
8
On-chip learning with analogue VLSI neural networks.
Int J Neural Syst. 1993 Dec;4(4):419-26. doi: 10.1142/s0129065793000341.
9
Real time image processing with an analog vision chip system.使用模拟视觉芯片系统进行实时图像处理。
Int J Neural Syst. 1999 Oct;9(5):423-8. doi: 10.1142/s0129065799000423.
10
VLSI circuits implementing computational models of neocortical circuits.VLSI 电路实现新皮层电路的计算模型。
J Neurosci Methods. 2012 Sep 15;210(1):93-109. doi: 10.1016/j.jneumeth.2012.01.019. Epub 2012 Feb 11.