• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

隧道氧化层氮化对电荷存储非易失性存储器件可靠性性能的影响。

The impact of tunnel oxide nitridation to reliability performance of charge storage non-volatile memory devices.

作者信息

Lee Meng Chuan, Wong Hin Yong

出版信息

J Nanosci Nanotechnol. 2014 Feb;14(2):1508-20. doi: 10.1166/jnn.2014.9018.

DOI:10.1166/jnn.2014.9018
PMID:24749438
Abstract

This paper is written to review the development of critical research on the overall impact of tunnel oxide nitridation (TON) with the aim to mitigate reliability issues due to incessant technology scaling of charge storage NVM devices. For more than 30 years, charge storage non-volatile memory (NVM) has been critical in the evolution of intelligent electronic devices and continuous development of integrated technologies. Technology scaling is the primary strategy implemented throughout the semiconductor industry to increase NVM density and drive down average cost per bit. In this paper, critical reliability challenges and key innovative technical mitigation methods are reviewed. TON is one of the major candidates to replace conventional oxide layer for its superior quality and reliability performance. Major advantages and caveats of key TON process techniques are discussed. The impact of TON on quality and reliability performance of charge storage NVM devices is carefully reviewed with emphasis on major advantages and drawbacks of top and bottom nitridation. Physical mechanisms attributed to charge retention and V(t) instability phenomenon are also reviewed in this paper.

摘要

本文旨在回顾隧穿氧化物氮化(TON)整体影响的关键研究进展,以缓解电荷存储非易失性存储器(NVM)器件因技术不断缩放而产生的可靠性问题。三十多年来,电荷存储非易失性存储器在智能电子设备的发展以及集成技术的持续进步中一直起着关键作用。技术缩放是整个半导体行业为提高NVM密度和降低每位平均成本而实施的主要策略。本文回顾了关键的可靠性挑战和关键的创新技术缓解方法。由于其卓越的质量和可靠性性能,TON是替代传统氧化层的主要候选之一。讨论了关键TON工艺技术的主要优点和注意事项。仔细回顾了TON对电荷存储NVM器件质量和可靠性性能的影响,重点关注顶部和底部氮化的主要优缺点。本文还回顾了与电荷保持和V(t)不稳定性现象相关的物理机制。

相似文献

1
The impact of tunnel oxide nitridation to reliability performance of charge storage non-volatile memory devices.隧道氧化层氮化对电荷存储非易失性存储器件可靠性性能的影响。
J Nanosci Nanotechnol. 2014 Feb;14(2):1508-20. doi: 10.1166/jnn.2014.9018.
2
Memory applications and electrical bistability of semiconducting nanoparticles: do the phenomena depend on bandgap?半导体纳米颗粒的记忆应用与电双稳性:这些现象是否取决于带隙?
Small. 2008 May;4(5):542-7. doi: 10.1002/smll.200700985.
3
Modeling of the electrostatic coupling between nanocrystals of a disordered nanocrystal floating gate memory.无序纳米晶浮栅存储器中纳米晶的静电耦合建模。
Nanotechnology. 2012 Jun 1;23(21):215203. doi: 10.1088/0957-4484/23/21/215203.
4
Novel nonvolatile memory with multibit storage based on a ZnO nanowire transistor.基于 ZnO 纳米线晶体管的新型非易失性多比特存储器件。
Nano Lett. 2010 Nov 10;10(11):4316-20. doi: 10.1021/nl1013713.
5
Scalable processes for fabricating non-volatile memory devices using self-assembled 2D arrays of gold nanoparticles as charge storage nodes.使用自组装二维金纳米粒子阵列作为电荷存储节点来制造非易失性存储器件的可扩展工艺。
Nanoscale. 2011 Nov;3(11):4575-9. doi: 10.1039/c1nr10884k. Epub 2011 Oct 11.
6
Lognormal switching times for titanium dioxide bipolar memristors: origin and resolution.二氧化钛双极忆阻器的对数正态开关时间:起源与解析。
Nanotechnology. 2011 Mar 4;22(9):095702. doi: 10.1088/0957-4484/22/9/095702. Epub 2011 Jan 24.
7
Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices.在铌氧化物交叉点纳米器件中实现了低于 100 飞焦和亚纳秒热驱动的阈值切换。
Nanotechnology. 2012 Jun 1;23(21):215202. doi: 10.1088/0957-4484/23/21/215202.
8
Layer-by-layer assembled charge-trap memory devices with adjustable electronic properties.具有可调节电子特性的逐层组装电荷陷阱存储器件。
Nat Nanotechnol. 2007 Dec;2(12):790-5. doi: 10.1038/nnano.2007.380. Epub 2007 Dec 2.
9
Electrical characteristics of Ge-based metal-insulator-semiconductor devices with Ge3N4 dielectrics formed by plasma nitridation.通过等离子体氮化形成的具有Ge3N4电介质的锗基金属-绝缘体-半导体器件的电学特性。
J Nanosci Nanotechnol. 2011 Apr;11(4):2856-60. doi: 10.1166/jnn.2011.3900.
10
A four-bit-per-cell program method with substrate-bias assisted hot electron injection for charge trap flash memory devices.一种用于电荷俘获闪存器件的每单元四位编程方法,采用衬底偏置辅助热电子注入。
J Nanosci Nanotechnol. 2013 May;13(5):3293-7. doi: 10.1166/jnn.2013.7242.

引用本文的文献

1
New n-p Junction Floating Gate to Enhance the Operation Performance of a Semiconductor Memory Device.新型n-p结浮栅以提高半导体存储器件的操作性能。
Materials (Basel). 2022 May 19;15(10):3640. doi: 10.3390/ma15103640.