• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

基于二维极性可控晶体管的无掺杂互补逻辑门

Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors.

作者信息

Resta Giovanni V, Balaji Yashwanth, Lin Dennis, Radu Iuliana P, Catthoor Francky, Gaillardon Pierre-Emmanuel, De Micheli Giovanni

机构信息

Integrated System Laboratory (LSI), School of Engineering , École Polytechnique Fédérale de Lausanne (EPFL) , CH-1015 Lausanne , Switzerland.

IMEC , Kapeldreef 75 , B-3001 Leuven , Belgium.

出版信息

ACS Nano. 2018 Jul 24;12(7):7039-7047. doi: 10.1021/acsnano.8b02739. Epub 2018 Jun 29.

DOI:10.1021/acsnano.8b02739
PMID:29956911
Abstract

Atomically thin two-dimensional (2D) materials belonging to transition metal dichalcogenides, due to their physical and electrical properties, are an exceptional vector for the exploration of next-generation semiconductor devices. Among them, due to the possibility of ambipolar conduction, tungsten diselenide (WSe) provides a platform for the efficient implementation of polarity-controllable transistors. These transistors use an additional gate, named polarity gate, that, due to the electrostatic doping of the Schottky junctions, provides a device-level dynamic control of their polarity, that is, n- or p-type. Here, we experimentally demonstrate a complete doping-free standard cell library realized on WSe without the use of either chemical or physical doping. We show a functionally complete family of complementary logic gates (INV, NAND, NOR, 2-input XOR, 3-input XOR, and MAJ) and, due to the reconfigurable capabilities of the single devices, achieve the realization of highly expressive logic gates, such as exclusive-OR (XOR) and majority (MAJ), with fewer transistors than possible in conventional complementary metal-oxide-semiconductor logic. Our work shows a path to enable doping-free low-power electronics on 2D semiconductors, going beyond the concept of unipolar physically doped devices, while suggesting a road to achieve higher computational densities in two-dimensional electronics.

摘要

属于过渡金属二硫属化物的原子级薄二维(2D)材料,因其物理和电学特性,是探索下一代半导体器件的理想载体。其中,由于双极传导的可能性,二硒化钨(WSe)为高效实现极性可控晶体管提供了一个平台。这些晶体管使用一个额外的栅极,称为极性栅极,由于肖特基结的静电掺杂,可对其极性(即n型或p型)进行器件级动态控制。在此,我们通过实验证明了在WSe上实现的一个完整的无掺杂标准单元库,且未使用化学或物理掺杂。我们展示了一个功能完整的互补逻辑门系列(反相器、与非门、或非门、2输入异或门、3输入异或门和多数门),并且由于单个器件的可重构能力,实现了高表达性逻辑门,如异或(XOR)和多数(MAJ),其晶体管数量比传统互补金属氧化物半导体逻辑中可能的数量更少。我们的工作展示了一条在二维半导体上实现无掺杂低功耗电子学的途径,超越了单极物理掺杂器件的概念,同时为在二维电子学中实现更高的计算密度指明了道路。

相似文献

1
Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors.基于二维极性可控晶体管的无掺杂互补逻辑门
ACS Nano. 2018 Jul 24;12(7):7039-7047. doi: 10.1021/acsnano.8b02739. Epub 2018 Jun 29.
2
Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe Thin Film Transistors.基于高性能双栅双极性 WSe 薄膜晶体管的级联逻辑门。
ACS Nano. 2023 Jul 11;17(13):12798-12808. doi: 10.1021/acsnano.3c03932. Epub 2023 Jun 28.
3
Polarity control in WSe2 double-gate transistors.二硒化钨双栅晶体管中的极性控制。
Sci Rep. 2016 Jul 8;6:29448. doi: 10.1038/srep29448.
4
All-2D ReS transistors with split gates for logic circuitry.用于逻辑电路的具有分裂栅极的全二维ReS晶体管。
Sci Rep. 2019 Jul 17;9(1):10354. doi: 10.1038/s41598-019-46730-7.
5
Chemically Tuned p- and n-Type WSe Monolayers with High Carrier Mobility for Advanced Electronics.化学调控的高迁移率 p 型和 n 型 WSe 单层材料,用于先进电子学。
Adv Mater. 2019 Oct;31(42):e1903613. doi: 10.1002/adma.201903613. Epub 2019 Sep 2.
6
Reconfigurable Logic-in-Memory Computing Based on a Polarity-Controllable Two-Dimensional Transistor.基于极性可控二维晶体管的可重构逻辑内存计算。
Nano Lett. 2023 Jun 14;23(11):5242-5249. doi: 10.1021/acs.nanolett.3c01248. Epub 2023 May 26.
7
Large-Scale Complementary Logic Circuit Enabled by AlO Passivation-Induced Carrier Polarity Modulation in Tungsten Diselenide.通过三氧化二铝钝化诱导二硒化钨中的载流子极性调制实现的大规模互补逻辑电路。
ACS Appl Mater Interfaces. 2023 Sep 27;15(38):45116-45127. doi: 10.1021/acsami.3c09351. Epub 2023 Sep 15.
8
Reconfigurable Multifunctional van der Waals Ferroelectric Devices and Logic Circuits.可重构多功能范德华铁电器件与逻辑电路
ACS Nano. 2023 Nov 14;17(21):21865-21877. doi: 10.1021/acsnano.3c07952. Epub 2023 Oct 21.
9
Atomic Layer MoTe Field-Effect Transistors and Monolithic Logic Circuits Configured by Scanning Laser Annealing.通过扫描激光退火配置的原子层碲化钼场效应晶体管和单片逻辑电路。
ACS Nano. 2021 Dec 28;15(12):19733-19742. doi: 10.1021/acsnano.1c07169. Epub 2021 Dec 16.
10
Fermi-Level Pinning-Free WSe Transistors via 2D Van der Waals Metal Contacts and Their Circuits.通过二维范德华金属接触实现的无费米能级钉扎的WSe晶体管及其电路
Adv Mater. 2022 May;34(19):e2109899. doi: 10.1002/adma.202109899. Epub 2022 Apr 4.

引用本文的文献

1
Two-Dimensional Heterostructure Complementary Logic Enabled by Optical Writing.通过光写入实现的二维异质结构互补逻辑
Small Sci. 2024 Mar 1;4(5):2300319. doi: 10.1002/smsc.202300319. eCollection 2024 May.
2
Principles and Applications of Two-Dimensional Semiconductor Material Devices for Reconfigurable Electronics.用于可重构电子学的二维半导体材料器件的原理与应用
Nanomaterials (Basel). 2025 Jan 27;15(3):201. doi: 10.3390/nano15030201.
3
Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions.电可调二维同质结中的并行逻辑运算
Nano Lett. 2024 Nov 13;24(45):14420-14426. doi: 10.1021/acs.nanolett.4c04337. Epub 2024 Oct 30.
4
Two-Dimensional Semiconductors for State-of-the-Art Complementary Field-Effect Transistors and Integrated Circuits.用于先进互补场效应晶体管和集成电路的二维半导体
Nanomaterials (Basel). 2024 Aug 28;14(17):1408. doi: 10.3390/nano14171408.
5
Ultrafast and Nanoscale Energy Transduction Mechanisms and Coupled Thermal Transport across Interfaces.超快与纳米尺度的能量转换机制以及跨界面的耦合热输运
ACS Nano. 2023 Aug 8;17(15):14253-14282. doi: 10.1021/acsnano.3c02417. Epub 2023 Jul 17.
6
2D materials readiness for the transistor performance breakthrough.二维材料助力晶体管性能突破的准备情况。
iScience. 2023 Apr 19;26(5):106673. doi: 10.1016/j.isci.2023.106673. eCollection 2023 May 19.
7
Graphene/Ferroelectric (Ge-Doped HfO) Adaptable Transistors Acting as Reconfigurable Logic Gates.作为可重构逻辑门的石墨烯/铁电体(锗掺杂氧化铪)自适应晶体管。
Nanomaterials (Basel). 2022 Jan 17;12(2):279. doi: 10.3390/nano12020279.
8
An application-specific image processing array based on WSe transistors with electrically switchable logic functions.一种基于具有电可切换逻辑功能的WSe晶体管的专用图像处理阵列。
Nat Commun. 2022 Jan 10;13(1):56. doi: 10.1038/s41467-021-27644-3.
9
Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS transistors.基于双表面沟道MoS晶体管的多功能内存计算SRAM单元。
iScience. 2021 Sep 16;24(10):103138. doi: 10.1016/j.isci.2021.103138. eCollection 2021 Oct 22.
10
Highly sensitive active pixel image sensor array driven by large-area bilayer MoS transistor circuitry.由大面积双层钼硫化物晶体管电路驱动的高灵敏度有源像素图像传感器阵列。
Nat Commun. 2021 Jun 11;12(1):3559. doi: 10.1038/s41467-021-23711-x.