Author Correction: Hybrid CMOS-Memristor synapse circuits for implementing Ca ion-based plasticity model.
作者信息
Lim Jae Gwang, Park Sung-Jae, Lee Sang Min, Jeong Yeonjoo, Kim Jaewook, Lee Suyoun, Park Jongkil, Hwang Gyu Weon, Lee Kyeong-Seok, Park Seongsik, Jang Hyun Jae, Ju Byeong-Kwon, Park Jong Keuk, Kim Inho
机构信息
Center for Semiconductor Technology, Korea Institute of Science and Technology, Seoul, 02792, South Korea.
School of Electrical Engineering, Korea University, Seoul, 02841, South Korea.
出版信息
Sci Rep. 2024 Sep 5;14(1):20719. doi: 10.1038/s41598-024-70848-y.
Abstract
摘要
相似文献
1
Author Correction: Hybrid CMOS-Memristor synapse circuits for implementing Ca ion-based plasticity model.作者更正：用于实现基于钙离子可塑性模型的混合互补金属氧化物半导体-忆阻器突触电路
Sci Rep. 2024 Sep 5;14(1):20719. doi: 10.1038/s41598-024-70848-y.
2
Hybrid CMOS-Memristor synapse circuits for implementing Ca ion-based plasticity model.用于实现基于钙离子可塑性模型的混合互补金属氧化物半导体-忆阻器突触电路。
Sci Rep. 2024 Aug 2;14(1):17915. doi: 10.1038/s41598-024-68359-x.
3
Memristor-CMOS Hybrid Circuits Implementing Event-Driven Neural Networks for Dynamic Vision Sensor Camera.用于动态视觉传感器相机的实现事件驱动神经网络的忆阻器-互补金属氧化物半导体混合电路。
Micromachines (Basel). 2024 Mar 22;15(4):426. doi: 10.3390/mi15040426.
4
Implementation of a spike-based perceptron learning rule using TiO2-x memristors.使用TiO2-x忆阻器实现基于脉冲的感知器学习规则。
Front Neurosci. 2015 Oct 2;9:357. doi: 10.3389/fnins.2015.00357. eCollection 2015.
5
Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid CMOS/Memristor Circuits.基于混合CMOS/忆阻器电路的霍普菲尔德网络模数转换器的建模与实验演示
Front Neurosci. 2015 Dec 24;9:488. doi: 10.3389/fnins.2015.00488. eCollection 2015.
6
A CMOS-memristor hybrid system for implementing stochastic binary spike timing-dependent plasticity.一种用于实现随机二进制尖峰时间依赖可塑性的 CMOS 忆阻器混合系统。
Philos Trans A Math Phys Eng Sci. 2022 Jul 25;380(2228):20210018. doi: 10.1098/rsta.2021.0018. Epub 2022 Jun 6.
7
Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars.具有缺陷忆阻器交叉阵列的容错神经网络的突触-神经元感知训练方案
Micromachines (Basel). 2022 Feb 8;13(2):273. doi: 10.3390/mi13020273.
8
A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit.一种具有整体集成 3D 忆阻器交叉点/CMOS 混合电路的乘加引擎。
Sci Rep. 2017 Feb 14;7:42429. doi: 10.1038/srep42429.
9
Synaptic Plasticity and Metaplasticity of Biological Synapse Realized in a KNbO Memristor for Application to Artificial Synapse.在用于人工突触的 KNbO 忆阻器中实现生物突触的突触可塑性和代谢可塑性。
ACS Appl Mater Interfaces. 2018 Aug 1;10(30):25673-25682. doi: 10.1021/acsami.8b04550. Epub 2018 Jul 19.
10
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks.用于二元忆阻器交叉开关神经网络的、具有与寄生电阻相关的非理想效应校正的忆阻器-互补金属氧化物半导体混合神经元电路。
Micromachines (Basel). 2021 Jul 1;12(7):791. doi: 10.3390/mi12070791.
引用本文的文献
1
Memristor-Based Artificial Neural Networks for Hardware Neuromorphic Computing.用于硬件神经形态计算的基于忆阻器的人工神经网络。
Research (Wash D C). 2025 Jul 4;8:0758. doi: 10.34133/research.0758. eCollection 2025.
Zotero 插件