• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

使用由神经元和混合突触组成的三维神经形态硬件进行训练与推理分离的解耦策略。

Decoupling Strategy to Separate Training and Inference with Three-Dimensional Neuromorphic Hardware Composed of Neurons and Hybrid Synapses.

作者信息

Lee Jung-Woo, Park See-On, Yun Seong-Yun, Kim Yeeun, Myung Hyun, Choi Shinhyun, Choi Yang-Kyu

机构信息

School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), 291 Daehak-ro, Daejeon, Yuseong-gu 34141, Republic of Korea.

SK Hynix Inc., Icheon 17336, Korea.

出版信息

ACS Nano. 2025 Apr 8;19(13):13063-13072. doi: 10.1021/acsnano.4c18145. Epub 2025 Mar 26.

DOI:10.1021/acsnano.4c18145
PMID:40139830
Abstract

Monolithic 3D integration of neuron and synapse devices is considered a promising solution for energy-efficient and compact neuromorphic hardware. However, achieving optimal performance in both training and inference remains challenging as these processes require different synapse devices with reliable endurance and long retention. Here, we introduce a decoupling strategy to separate training and inference using monolithically integrated neuromorphic hardware with layer-by-layer fabrication. This 3D neuromorphic hardware includes neurons consisting of a single transistor (1T-neuron) in the first layer, long-term operational synapses composed of a single thin-film transistor with a SONOS structure (1TFT-synapses) in the second layer for inference, and durable synapses composed of a memristor (1M-synapses) in the third layer for training. A 1TFT-synapse, utilizing a charge-trap layer, exhibits long retention properties favorable for inference tasks. In contrast, a 1M-synapse, leveraging anion movement at the interface, demonstrates robust endurance for repetitive weight updates during training. With the proposed hybrid synapse architecture, frequent training can be performed using the 1M-synapses with robust endurance, while intermittent inference can be managed using the 1TFT-synapses with long-term retention. This decoupling of synaptic functions is advantageous for achieving a reliable spiking neural network (SNN) in neuromorphic computing.

摘要

神经元和突触器件的单片3D集成被认为是实现高能效和紧凑型神经形态硬件的一个有前景的解决方案。然而,要在训练和推理中都实现最佳性能仍然具有挑战性,因为这些过程需要具有可靠耐久性和长保持性的不同突触器件。在此,我们引入一种解耦策略,使用具有逐层制造工艺的单片集成神经形态硬件来分离训练和推理。这种3D神经形态硬件包括:第一层中由单个晶体管组成的神经元(1T神经元)、第二层中用于推理的由具有SONOS结构的单个薄膜晶体管组成的长期可操作突触(1TFT突触)以及第三层中用于训练的由忆阻器组成的耐用突触(1M突触)。利用电荷俘获层的1TFT突触表现出有利于推理任务的长保持特性。相比之下,利用界面处阴离子移动的1M突触在训练期间对重复的权重更新表现出强大的耐久性。通过所提出的混合突触架构,可以使用具有强大耐久性的1M突触进行频繁训练,同时可以使用具有长期保持性的1TFT突触来管理间歇性推理。这种突触功能的解耦有利于在神经形态计算中实现可靠的脉冲神经网络(SNN)。

相似文献

1
Decoupling Strategy to Separate Training and Inference with Three-Dimensional Neuromorphic Hardware Composed of Neurons and Hybrid Synapses.使用由神经元和混合突触组成的三维神经形态硬件进行训练与推理分离的解耦策略。
ACS Nano. 2025 Apr 8;19(13):13063-13072. doi: 10.1021/acsnano.4c18145. Epub 2025 Mar 26.
2
3D Neuromorphic Hardware with Single Thin-Film Transistor Synapses Over Single Thin-Body Transistor Neurons by Monolithic Vertical Integration.通过单片垂直集成在单个薄体晶体管神经元上实现具有单个薄膜晶体管突触的3D神经形态硬件。
Adv Sci (Weinh). 2023 Oct;10(30):e2302380. doi: 10.1002/advs.202302380. Epub 2023 Sep 15.
3
Two-Terminal Neuromorphic Devices for Spiking Neural Networks: Neurons, Synapses, and Array Integration.用于脉冲神经网络的双端神经形态器件:神经元、突触及阵列集成
ACS Nano. 2024 Dec 24;18(51):34531-34571. doi: 10.1021/acsnano.4c12884. Epub 2024 Dec 12.
4
Hybrid neuromorphic hardware with sparing 2D synapse and CMOS neuron for character recognition.具有稀疏 2D 突触和 CMOS 神经元的混合神经形态硬件用于字符识别。
Sci Bull (Beijing). 2023 Oct 30;68(20):2336-2343. doi: 10.1016/j.scib.2023.09.006. Epub 2023 Sep 7.
5
Design of CMOS-memristor hybrid synapse and its application for noise-tolerant memristive spiking neural network.互补金属氧化物半导体-忆阻器混合突触的设计及其在抗噪声忆阻尖峰神经网络中的应用。
Front Neurosci. 2025 Mar 5;19:1516971. doi: 10.3389/fnins.2025.1516971. eCollection 2025.
6
Hybrid memristor-CMOS neurons for in-situ learning in fully hardware memristive spiking neural networks.用于全硬件忆阻尖峰神经网络原位学习的混合忆阻器-互补金属氧化物半导体神经元。
Sci Bull (Beijing). 2021 Aug 30;66(16):1624-1633. doi: 10.1016/j.scib.2021.04.014. Epub 2021 Apr 17.
7
Audio Signal-Stimulated Multilayered HfO/TiO Spiking Neuron Network for Neuromorphic Computing.用于神经形态计算的音频信号刺激多层氧化铪/二氧化钛脉冲神经元网络
Nanomaterials (Basel). 2024 Aug 29;14(17):1412. doi: 10.3390/nano14171412.
8
Spiking Neural Network Integrated with Impact Ionization Field-Effect Transistor Neuron and a Ferroelectric Field-Effect Transistor Synapse.集成冲击电离场效应晶体管神经元和铁电场效应晶体管突触的脉冲神经网络。
Adv Mater. 2024 Sep 5:e2406970. doi: 10.1002/adma.202406970.
9
Synapse-Mimetic Hardware-Implemented Resistive Random-Access Memory for Artificial Neural Network.用于人工神经网络的突触模拟硬件实现的电阻式随机存取存储器。
Sensors (Basel). 2023 Mar 14;23(6):3118. doi: 10.3390/s23063118.
10
High-Performance Synapse Arrays for Neuromorphic Computing via Floating Gate-Engineered IGZO Synaptic Transistors.通过浮栅工程化铟镓锌氧化物(IGZO)突触晶体管实现用于神经形态计算的高性能突触阵列。
Adv Sci (Weinh). 2025 Mar 20:e2500568. doi: 10.1002/advs.202500568.

引用本文的文献

1
Enhanced Retention Characteristics of Subthreshold Hf-ZnO Synaptic Pass-Transistors with Ultralow Power Consumption.具有超低功耗的亚阈值Hf-ZnO突触传输晶体管的增强保留特性
ACS Appl Mater Interfaces. 2025 Jun 4;17(22):32667-32679. doi: 10.1021/acsami.5c05717. Epub 2025 May 23.