• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

用于节能边缘计算纳米级系统的基于二元忆阻器交叉开关神经网络的非对称训练方案

Asymmetrical Training Scheme of Binary-Memristor-Crossbar-Based Neural Networks for Energy-Efficient Edge-Computing Nanoscale Systems.

作者信息

Pham Khoa Van, Tran Son Bao, Nguyen Tien Van, Min Kyeong-Sik

机构信息

Electrical Engineering Department, Kookmin University, Seoul 02707, Korea.

出版信息

Micromachines (Basel). 2019 Feb 20;10(2):141. doi: 10.3390/mi10020141.

DOI:10.3390/mi10020141
PMID:30791655
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC6412588/
Abstract

For realizing neural networks with binary memristor crossbars, memristors should be programmed by high-resistance state (HRS) and low-resistance state (LRS), according to the training algorithms like backpropagation. Unfortunately, it takes a very long time and consumes a large amount of power in training the memristor crossbar, because the program-verify scheme of memristor-programming is based on the incremental programming pulses, where many programming and verifying pulses are repeated until the target conductance. Thus, this reduces the programming time and power is very essential for energy-efficient and fast training of memristor networks. In this paper, we compared four different programming schemes, which are F-F, C-F, F-C, and C-C, respectively. C-C means both HRS and LRS are coarse-programmed. C-F has the coarse-programmed HRS and fine LRS, respectively. F-C is vice versa of C-F. In F-F, both HRS and LRS are fine-programmed. Comparing the error-energy products among the four schemes, C-F shows the minimum error with the minimum energy consumption. The asymmetrical coarse HRS and fine LRS can reduce the time and energy during the crossbar training significantly, because only LRS is fine-programmed. Moreover, the asymmetrical C-F can maintain the network's error as small as F-F, which is due to the coarse-programmed HRS that slightly degrades the error.

摘要

为了用二元忆阻器交叉阵列实现神经网络,忆阻器应根据诸如反向传播等训练算法,通过高电阻状态(HRS)和低电阻状态(LRS)进行编程。不幸的是,训练忆阻器交叉阵列需要很长时间且消耗大量能量,因为忆阻器编程的编程-验证方案基于增量编程脉冲,其中许多编程和验证脉冲会重复进行,直到达到目标电导。因此,减少编程时间和功耗对于忆阻器网络的节能和快速训练至关重要。在本文中,我们比较了四种不同的编程方案,分别是F-F、C-F、F-C和C-C。C-C表示高电阻状态(HRS)和低电阻状态(LRS)均采用粗编程。C-F分别对高电阻状态(HRS)采用粗编程,对低电阻状态(LRS)采用精细编程。F-C与C-F相反。在F-F中,高电阻状态(HRS)和低电阻状态(LRS)均采用精细编程。比较这四种方案的误差-能量积,C-F显示出最小的误差和最小的能量消耗。非对称的粗高电阻状态(HRS)和精细低电阻状态(LRS)可以显著减少交叉阵列训练期间的时间和能量,因为只有低电阻状态(LRS)采用精细编程。此外,非对称的C-F可以将网络误差保持得与F-F一样小,这是由于粗编程的高电阻状态(HRS)会使误差略有下降。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/809c0ad0af66/micromachines-10-00141-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/ceb1b46eece5/micromachines-10-00141-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/217714ec1f59/micromachines-10-00141-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/192ad3443659/micromachines-10-00141-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/2d5f580bf503/micromachines-10-00141-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/8605e9daa2b6/micromachines-10-00141-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/809c0ad0af66/micromachines-10-00141-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/ceb1b46eece5/micromachines-10-00141-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/217714ec1f59/micromachines-10-00141-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/192ad3443659/micromachines-10-00141-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/2d5f580bf503/micromachines-10-00141-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/8605e9daa2b6/micromachines-10-00141-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/2692/6412588/809c0ad0af66/micromachines-10-00141-g006.jpg

相似文献

1
Asymmetrical Training Scheme of Binary-Memristor-Crossbar-Based Neural Networks for Energy-Efficient Edge-Computing Nanoscale Systems.用于节能边缘计算纳米级系统的基于二元忆阻器交叉开关神经网络的非对称训练方案
Micromachines (Basel). 2019 Feb 20;10(2):141. doi: 10.3390/mi10020141.
2
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training.用于快速且节能的容错训练的部分门控忆阻器交叉阵列
Micromachines (Basel). 2019 Apr 13;10(4):245. doi: 10.3390/mi10040245.
3
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks.用于二元忆阻器交叉开关神经网络的、具有与寄生电阻相关的非理想效应校正的忆阻器-互补金属氧化物半导体混合神经元电路。
Micromachines (Basel). 2021 Jul 1;12(7):791. doi: 10.3390/mi12070791.
4
Thousands of conductance levels in memristors integrated on CMOS.在 CMOS 上集成的数千个电导水平的忆阻器。
Nature. 2023 Mar;615(7954):823-829. doi: 10.1038/s41586-023-05759-5. Epub 2023 Mar 29.
5
A Parasitic Resistance-Adapted Programming Scheme for Memristor Crossbar-Based Neuromorphic Computing Systems.一种用于基于忆阻器交叉阵列的神经形态计算系统的寄生电阻自适应编程方案。
Materials (Basel). 2019 Dec 8;12(24):4097. doi: 10.3390/ma12244097.
6
Linear conductance update improvement of CMOS-compatible second-order memristors for fast and energy-efficient training of a neural network using a memristor crossbar array.用于使用忆阻器交叉阵列对神经网络进行快速且节能训练的CMOS兼容二阶忆阻器的线性电导更新改进
Nanoscale Horiz. 2023 Sep 26;8(10):1366-1376. doi: 10.1039/d3nh00121k.
7
Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars.具有缺陷忆阻器交叉阵列的容错神经网络的突触-神经元感知训练方案
Micromachines (Basel). 2022 Feb 8;13(2):273. doi: 10.3390/mi13020273.
8
Threshold learning algorithm for memristive neural network with binary switching behavior.具有二值开关行为的忆阻神经网络的闽值学习算法。
Neural Netw. 2024 Aug;176:106355. doi: 10.1016/j.neunet.2024.106355. Epub 2024 Apr 30.
9
Quantized Convolutional Neural Network Implementation on a Parallel-Connected Memristor Crossbar Array for Edge AI Platforms.基于并联连接的忆阻器交叉阵列的量子卷积神经网络在边缘 AI 平台上的实现。
J Nanosci Nanotechnol. 2021 Mar 1;21(3):1854-1861. doi: 10.1166/jnn.2021.18925.
10
Memristor-CMOS Hybrid Circuits Implementing Event-Driven Neural Networks for Dynamic Vision Sensor Camera.用于动态视觉传感器相机的实现事件驱动神经网络的忆阻器-互补金属氧化物半导体混合电路。
Micromachines (Basel). 2024 Mar 22;15(4):426. doi: 10.3390/mi15040426.

引用本文的文献

1
Memristor-CMOS Hybrid Circuits Implementing Event-Driven Neural Networks for Dynamic Vision Sensor Camera.用于动态视觉传感器相机的实现事件驱动神经网络的忆阻器-互补金属氧化物半导体混合电路。
Micromachines (Basel). 2024 Mar 22;15(4):426. doi: 10.3390/mi15040426.
2
Research on the Impact of Data Density on Memristor Crossbar Architectures in Neuromorphic Pattern Recognition.数据密度对神经形态模式识别中忆阻器交叉阵列架构的影响研究。
Micromachines (Basel). 2023 Oct 27;14(11):1990. doi: 10.3390/mi14111990.
3
Memristor Crossbar Circuits Implementing Equilibrium Propagation for On-Device Learning.

本文引用的文献

1
Neuromemristive Circuits for Edge Computing: A Review.用于边缘计算的神经忆阻器电路:综述
IEEE Trans Neural Netw Learn Syst. 2020 Jan;31(1):4-23. doi: 10.1109/TNNLS.2019.2899262. Epub 2019 Mar 14.
2
Neuronal dynamics in HfO/AlO-based homeothermic synaptic memristors with low-power and homogeneous resistive switching.基于 HfO/AlO 的恒温突触忆阻器中的神经元动力学,具有低功耗和均匀的电阻开关特性。
Nanoscale. 2018 Dec 20;11(1):237-245. doi: 10.1039/c8nr06694a.
3
Analog Synaptic Behavior of a Silicon Nitride Memristor.氮化硅忆阻器的模拟突触行为。
用于片上学习的实现平衡传播的忆阻交叉开关电路。
Micromachines (Basel). 2023 Jul 3;14(7):1367. doi: 10.3390/mi14071367.
4
Area-Efficient Mapping of Convolutional Neural Networks to Memristor Crossbars Using Sub-Image Partitioning.使用子图像分区将卷积神经网络高效映射到忆阻器交叉阵列
Micromachines (Basel). 2023 Jan 25;14(2):309. doi: 10.3390/mi14020309.
5
Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars.具有缺陷忆阻器交叉阵列的容错神经网络的突触-神经元感知训练方案
Micromachines (Basel). 2022 Feb 8;13(2):273. doi: 10.3390/mi13020273.
6
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks.用于二元忆阻器交叉开关神经网络的、具有与寄生电阻相关的非理想效应校正的忆阻器-互补金属氧化物半导体混合神经元电路。
Micromachines (Basel). 2021 Jul 1;12(7):791. doi: 10.3390/mi12070791.
7
Hybrid Circuit of Memristor and Complementary Metal-Oxide-Semiconductor for Defect-Tolerant Spatial Pooling with Boost-Factor Adjustment.用于具有升压因子调整的容错空间池化的忆阻器与互补金属氧化物半导体混合电路。
Materials (Basel). 2019 Jul 1;12(13):2122. doi: 10.3390/ma12132122.
8
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training.用于快速且节能的容错训练的部分门控忆阻器交叉阵列
Micromachines (Basel). 2019 Apr 13;10(4):245. doi: 10.3390/mi10040245.
ACS Appl Mater Interfaces. 2017 Nov 22;9(46):40420-40427. doi: 10.1021/acsami.7b11191. Epub 2017 Nov 8.
4
Three-dimensional crossbar arrays of self-rectifying Si/SiO/Si memristors.自整流 Si/SiO/Si 忆阻器的三维叉指阵列。
Nat Commun. 2017 Jun 5;8:15666. doi: 10.1038/ncomms15666.
5
Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications.可重复、准确且高速的忆阻器 1T1R 阵列多级编程,适用于高能效模拟计算应用。
Nanotechnology. 2016 Sep 9;27(36):365202. doi: 10.1088/0957-4484/27/36/365202. Epub 2016 Aug 1.
6
Memristive crypto primitive for building highly secure physical unclonable functions.用于构建高度安全的物理不可克隆功能的忆阻密码原语。
Sci Rep. 2015 Aug 4;5:12785. doi: 10.1038/srep12785.
7
Deep learning.深度学习。
Nature. 2015 May 28;521(7553):436-44. doi: 10.1038/nature14539.
8
Training and operation of an integrated neuromorphic network based on metal-oxide memristors.基于金属氧化物忆阻器的集成神经形态网络的训练和操作。
Nature. 2015 May 7;521(7550):61-4. doi: 10.1038/nature14441.
9
Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition.用于语音识别的具有纳米级丝状开关二元忆阻器的神经形态交叉开关电路
Nanoscale Res Lett. 2014 Nov 23;9(1):629. doi: 10.1186/1556-276X-9-629. eCollection 2014.
10
Short-term memory to long-term memory transition in a nanoscale memristor.纳米级忆阻器中的短期记忆到长期记忆的转变。
ACS Nano. 2011 Sep 27;5(9):7669-76. doi: 10.1021/nn202983n. Epub 2011 Aug 26.