• 文献检索
  • 文档翻译
  • 深度研究
  • 学术资讯
  • Suppr Zotero 插件Zotero 插件
  • 邀请有礼
  • 套餐&价格
  • 历史记录
应用&插件
Suppr Zotero 插件Zotero 插件浏览器插件Mac 客户端Windows 客户端微信小程序
定价
高级版会员购买积分包购买API积分包
服务
文献检索文档翻译深度研究API 文档MCP 服务
关于我们
关于 Suppr公司介绍联系我们用户协议隐私条款
关注我们

Suppr 超能文献

核心技术专利:CN118964589B侵权必究
粤ICP备2023148730 号-1Suppr @ 2026

文献检索

告别复杂PubMed语法,用中文像聊天一样搜索,搜遍4000万医学文献。AI智能推荐,让科研检索更轻松。

立即免费搜索

文件翻译

保留排版,准确专业,支持PDF/Word/PPT等文件格式,支持 12+语言互译。

免费翻译文档

深度研究

AI帮你快速写综述,25分钟生成高质量综述,智能提取关键信息,辅助科研写作。

立即免费体验

时间数字转换器的校准方法。

Calibration Methods for Time-to-Digital Converters.

机构信息

ICube Research Institute, University of Strasbourg, CNRS, UMR 7357, 23 Rue du Loess, CEDEX, 67037 Strasbourg, France.

出版信息

Sensors (Basel). 2023 Mar 3;23(5):2791. doi: 10.3390/s23052791.

DOI:10.3390/s23052791
PMID:36904992
原文链接:https://pmc.ncbi.nlm.nih.gov/articles/PMC10007395/
Abstract

In this paper, two of the most common calibration methods of synchronous TDCs, which are the bin-by-bin calibration and the average-bin-width calibration, are first presented and compared. Then, an innovative new robust calibration method for asynchronous TDCs is proposed and evaluated. Simulation results showed that: (i) For a synchronous TDC, the bin-by-bin calibration, applied to a histogram, does not improve the TDC's differential non-linearity (DNL); nevertheless, it improves its Integral Non-Linearity (INL), whereas the average-bin-width calibration significantly improves both the DNL and the INL. (ii) For an asynchronous TDC, the DNL can be improved up to 10 times by applying the bin-by-bin calibration, whereas the proposed method is almost independent of the non-linearity of the TDC and can improve the DNL up to 100 times. The simulation results were confirmed by experiments carried out using real TDCs implemented on a Cyclone V SoC-FPGA. For an asynchronous TDC, the proposed calibration method is 10 times better than the bin-by-bin method in terms of the DNL improvement.

摘要

本文首先介绍并比较了两种最常用的同步 TDC 校准方法,即逐 bin 校准和平均 bin 宽度校准。然后,提出并评估了一种新颖的异步 TDC 鲁棒校准方法。仿真结果表明:(i)对于同步 TDC,应用于直方图的逐 bin 校准不会改善 TDC 的微分非线性(DNL);然而,它会改善其积分非线性(INL),而平均 bin 宽度校准则显著改善了 DNL 和 INL。(ii)对于异步 TDC,通过应用逐 bin 校准,DNL 可以提高 10 倍,而所提出的方法几乎与 TDC 的非线性无关,可以将 DNL 提高 100 倍。使用在 Cyclone V SoC-FPGA 上实现的实际 TDC 进行的实验验证了仿真结果。对于异步 TDC,在所提出的校准方法中,DNL 改善的程度比逐 bin 方法要好 10 倍。

https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/2ebd5d668fb6/sensors-23-02791-g019.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/c62813ed48b3/sensors-23-02791-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/424d42d6b0f8/sensors-23-02791-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/65f0af0ef372/sensors-23-02791-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/d396a2a0a0be/sensors-23-02791-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/67103abb7cde/sensors-23-02791-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/034cc393262f/sensors-23-02791-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/b650ed068d54/sensors-23-02791-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/a15781ce2d17/sensors-23-02791-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/248b0c88f355/sensors-23-02791-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/09732942b63a/sensors-23-02791-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/d3e2767d034d/sensors-23-02791-g011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/facd4f636b23/sensors-23-02791-g012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/2f4d4525ac43/sensors-23-02791-g013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/6cf4f666eda6/sensors-23-02791-g014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/72475a864553/sensors-23-02791-g015.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/6cd3a46cd03d/sensors-23-02791-g016.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/b195bc62525c/sensors-23-02791-g017.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/95e82e0f58d0/sensors-23-02791-g018.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/2ebd5d668fb6/sensors-23-02791-g019.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/c62813ed48b3/sensors-23-02791-g001.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/424d42d6b0f8/sensors-23-02791-g002.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/65f0af0ef372/sensors-23-02791-g003.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/d396a2a0a0be/sensors-23-02791-g004.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/67103abb7cde/sensors-23-02791-g005.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/034cc393262f/sensors-23-02791-g006.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/b650ed068d54/sensors-23-02791-g007.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/a15781ce2d17/sensors-23-02791-g008.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/248b0c88f355/sensors-23-02791-g009.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/09732942b63a/sensors-23-02791-g010.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/d3e2767d034d/sensors-23-02791-g011.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/facd4f636b23/sensors-23-02791-g012.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/2f4d4525ac43/sensors-23-02791-g013.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/6cf4f666eda6/sensors-23-02791-g014.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/72475a864553/sensors-23-02791-g015.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/6cd3a46cd03d/sensors-23-02791-g016.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/b195bc62525c/sensors-23-02791-g017.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/95e82e0f58d0/sensors-23-02791-g018.jpg
https://cdn.ncbi.nlm.nih.gov/pmc/blobs/f627/10007395/2ebd5d668fb6/sensors-23-02791-g019.jpg

相似文献

1
Calibration Methods for Time-to-Digital Converters.时间数字转换器的校准方法。
Sensors (Basel). 2023 Mar 3;23(5):2791. doi: 10.3390/s23052791.
2
A Low-Resources TDC for Multi-Channel Direct ToF Readout Based on a 28-nm FPGA.基于28纳米FPGA的用于多通道直接飞行时间读出的低资源时间数字转换器
Sensors (Basel). 2021 Jan 5;21(1):308. doi: 10.3390/s21010308.
3
Dual-Phase Tapped-Delay-Line Time-to-Digital Converter With On-the-Fly Calibration Implemented in 40 nm FPGA.采用实时校准的双相抽头延迟线时间数字转换器,在40纳米现场可编程门阵列中实现
IEEE Trans Biomed Circuits Syst. 2016 Feb;10(1):231-42. doi: 10.1109/TBCAS.2015.2389227. Epub 2015 Mar 10.
4
A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix.一种基于7.4皮秒现场可编程门阵列且带有1024单元测量矩阵的时间数字转换器。
Sensors (Basel). 2017 Apr 14;17(4):865. doi: 10.3390/s17040865.
5
A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components.一款 7.4 位 ENOB、600MS/s 的基于 FPGA 的在线校准斜率 ADC,无需外部组件。
Sensors (Basel). 2022 Aug 5;22(15):5852. doi: 10.3390/s22155852.
6
A high-linearity time-to-digital converter based on dynamically delay-adjustable looped carry chains on FPGAs.一种基于现场可编程门阵列(FPGA)上动态延迟可调循环进位链的高线性时间数字转换器。
Rev Sci Instrum. 2018 Aug;89(8):084704. doi: 10.1063/1.5038146.
7
An 18-ps TDC using timing adjustment and bin realignment methods in a Cyclone-IV FPGA.一种在Cyclone-IV FPGA中采用定时调整和数据仓重新对齐方法的18皮秒时间数字转换器。
Rev Sci Instrum. 2018 May;89(5):054707. doi: 10.1063/1.5008610.
8
An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction.一款在60纳米FPGA中实现的、具有实时温度校正功能的8.8皮秒均方根分辨率时间数字转换器。
Sensors (Basel). 2020 Apr 11;20(8):2172. doi: 10.3390/s20082172.
9
A 6.6 ps RMS resolution time-to-digital converter using interleaved sampling method in a 28 nm FPGA.一款在28纳米现场可编程门阵列(FPGA)中采用交错采样方法的6.6皮秒均方根(RMS)分辨率时间数字转换器。
Rev Sci Instrum. 2019 Apr;90(4):044706. doi: 10.1063/1.5084014.
10
Design of a high-precision time-to-digital converter in an Elitestek Ti60 field-programmable-gate-array.基于Elitestek Ti60现场可编程门阵列的高精度时间数字转换器设计。
Rev Sci Instrum. 2024 Aug 1;95(8). doi: 10.1063/5.0220494.

引用本文的文献

1
Time-Domain ADC and Security Co-Design for SiP-Based Wireless SAW Sensor Readers.基于SiP的无线声表面波传感器阅读器的时域模数转换器与安全协同设计
Sensors (Basel). 2025 Jul 10;25(14):4308. doi: 10.3390/s25144308.
2
Unlocking stray light mysteries in the CoRot baffle with the time-of-flight method.用飞行时间法解开科罗卫星遮光板中的杂散光谜团。
Sci Rep. 2024 Mar 14;14(1):6171. doi: 10.1038/s41598-024-56310-z.

本文引用的文献

1
A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA.一款在28纳米FPGA中实现的分辨率为1.3皮秒的低温系数时间数字转换器。
Sensors (Basel). 2022 Mar 16;22(6):2306. doi: 10.3390/s22062306.
2
Statistical Modelling of SPADs for Time-of-Flight LiDAR.用于飞行时间激光雷达的 SPAD 统计建模。
Sensors (Basel). 2021 Jun 30;21(13):4481. doi: 10.3390/s21134481.
3
A 13-Bit, 12-ps Resolution Vernier Time-to-Digital Converter Based on Dual Delay-Rings for SPAD Image Sensor.一种基于双延迟环的用于单光子雪崩二极管(SPAD)图像传感器的13位、12皮秒分辨率游标时间数字转换器。
Sensors (Basel). 2021 Jan 22;21(3):743. doi: 10.3390/s21030743.
4
A Low-Resources TDC for Multi-Channel Direct ToF Readout Based on a 28-nm FPGA.基于28纳米FPGA的用于多通道直接飞行时间读出的低资源时间数字转换器
Sensors (Basel). 2021 Jan 5;21(1):308. doi: 10.3390/s21010308.
5
An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction.一款在60纳米FPGA中实现的、具有实时温度校正功能的8.8皮秒均方根分辨率时间数字转换器。
Sensors (Basel). 2020 Apr 11;20(8):2172. doi: 10.3390/s20082172.
6
A high resolution time-to-digital-convertor based on a carry-chain and DSP48E1 adders in a 28-nm field-programmable-gate-array.一款基于进位链和DSP48E1加法器的高分辨率时间数字转换器,应用于28纳米现场可编程门阵列。
Rev Sci Instrum. 2020 Feb 1;91(2):024708. doi: 10.1063/1.5141391.
7
A Compact Analog Histogramming SPAD-Based CMOS Chip for Time-Resolved Fluorescence.一种用于时间分辨荧光的紧凑型模拟直方图 SPAD 基 CMOS 芯片。
IEEE Trans Biomed Circuits Syst. 2019 Apr;13(2):343-351. doi: 10.1109/TBCAS.2019.2892825. Epub 2019 Jan 14.
8
An 18-ps TDC using timing adjustment and bin realignment methods in a Cyclone-IV FPGA.一种在Cyclone-IV FPGA中采用定时调整和数据仓重新对齐方法的18皮秒时间数字转换器。
Rev Sci Instrum. 2018 May;89(5):054707. doi: 10.1063/1.5008610.
9
A Full Parallel Event Driven Readout Technique for Area Array SPAD FLIM Image Sensors.一种用于面阵单光子雪崩二极管荧光寿命成像(SPAD FLIM)图像传感器的全并行事件驱动读出技术。
Sensors (Basel). 2016 Jan 27;16(2):160. doi: 10.3390/s16020160.
10
Dual-Phase Tapped-Delay-Line Time-to-Digital Converter With On-the-Fly Calibration Implemented in 40 nm FPGA.采用实时校准的双相抽头延迟线时间数字转换器,在40纳米现场可编程门阵列中实现
IEEE Trans Biomed Circuits Syst. 2016 Feb;10(1):231-42. doi: 10.1109/TBCAS.2015.2389227. Epub 2015 Mar 10.